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Abstract

This

thesis

presents

the

research

ATM /FDDI-II hardware device called

and

developm ent

an A-MAC

for

an

(ATM-Medium

Access Controller). The A-MAC enables the isochronous capacity o f
an FDDI-II LAN to can y ATM cells between m ultiple ATM users con
nected to the FDDI-II. In effect, an FDDI-II with A-MACs functions as
a distributed ATM switch. The A-MAC segments user PDUs into ATM
cells and transm its those cells into tim eslots on the isochronous
channel. Cells received from the isochronous channel are reassem 
bled by the A-MAC back into the original PDU.
The A-MAC gains access to each o f the embedded ATM cell tim eslots
by means o f a novel two-tiered arbitration protocol. In the first tier,
one station o f all the stations of the FDDI-II is selected. The second
tier o f the protocol determines which A-MAC within that FDDI-II sta
tion “w ins” access to the current ATM tim eslot. The investigation,
development, analysis and simulation o f the two-tiered protocol is
the subject o f the first half o f thesis.
The A-MAC design comprises several m ajor sections to perform vari
ous tasks. The two-tiered protocol is one such task, providing the AMAC access to the embedded ATM tim eslots. The A-MAC im plem ents
segm entation (of PDUs into ATM cells), reassem bly (of ATM cells into
PDUs) and interfaces to an FDDI-II station and a host processor. A
detailed description o f the design of the A-M AC’s m ajor functional
blocks is the focus for the second h alf o f the thesis.
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1. Introduction

“The most exciting phrase to hear in science, the one that heralds new dis
coveries, is not 'Eureka!' but 'That's funny...'.”
- Isaac Asimov

1.1 Introduction
Asynchronous Transfer Mode (ATM) is generally regarded as the
standardised transport technology for the emerging BroadbandIntegrated Services Digital Network (B-ISDN) [Stallings 92]. All traf
fic, regardless of its inherent characteristics, is carried by streams of
53 byte ATM cells. It is evident that future Wide Area Networks
(WANs) and Metropolitan Area Networks (MANs) will be based heavily
on ATM and will consequently need to provide ATM-related services
[Leslie 93].
If the benefits of ATM are to be reaped by the end user, ATM must
ultimately be made available right up to the desktop. To provide ATM
services in the workplace, ATM Local Area Networks (LANs) will be
required [Biagioni 93]. Such LANs will provide a continuous ATM
service through the WAN, into the LAN and up to the end user. This
minimises the need for complicated and time consuming protocol
conversion along the “connection path” [Dohmen 94].
However, the deployment of ATM LANs is, at present, in its infancy
and of considerable research interest [Layland 93, Imai 94]. New
technology is known to be expensive and initially unstable and so it
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seems that it will take some years before ATM LANs become as com
monplace as ethernet based LANs, for example.
As each new LAN backbone technology has emerged, the fate of the
old LAN was typically replacement [Halgren 92]. Outright replace
ment is a costly exercise for two reasons. First of all, the initial out
lay for the installation of the new technology and its associated
infrastructure. Secondly, the costs of maintaining the LAN when
modifications/enhancements to the technology are made. Rather
than discarding the current LAN for new, expensive and potentially
unstable ATM LAN technology, one possible interim solution would
be to upgrade the current LAN to an ATM compatibility. How eco
nomical this turns out to be depends heavily on the LAN’s existing
infrastructure.
One LAN which has the potential for upgrade to ATM compatibility is
Fibre Distributed Data Interface-II (FDDI-II). FDDI-II is a 100 Mb/s
optical fibre LAN supporting two traffic classes within a repeating
125 [is time-slotted cycle [ANSI 91a]. The first traffic class is an iso
chronous service providing circuit-switched channels. The iso
chronous service is primarily used for real-time applications, such
as voice and video. The second class supported by FDDI-II is an
asynchronous service. It is based on the token passing scheme of
FDDI and is chiefly suited for data transfers [Ross 93]. ATM, FDDI
and FDDI-II will be described in detail in Chapter 2.
One way to upgrade FDDI-II such that it has an ATM capability is to
embed ATM cells directly into the FDDI-II cycle, or part thereof
[Siegel 90, Halgren 92]. The embedded ATM cells circulating the LAN
within the FDDI-II cycle is analogous to a slotted ring. For a high
speed LAN, slotted rings are the preferred topology due to their effi
ciency and synchronous transmission scheme [Zafirovic-Vukotic
88].

To enable access to the ATM channel within the FDDI-II cycle, a
device is required to read and write the ATM cells. An ATM-Medium
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Access Controller (A-MAC) would provide access to the embedded
ATM cells, in addition to supporting segmentation and reassembly
functionality between user traffic. One example of user traffic is ATM
Adaptation Layer 5 (AAL5) Protocol Data Units (PDUs). The general
functionality of the A-MAC device is shown in Figure 1.1.
AAL5 PDU
from user

AAL5 PDU
to user

ATM cells from
the FDDI-II '
cycle

ATM cells
embedded
in the FDDI-II
cycle

Figure 1.1 General Functionality of the A-MAC Device.

The A-MAC device would allow a user to enjoy the benefits of an ATM
service, without requiring dedicated ATM hardware/software. Fur
thermore, by providing several A-MACs, one per access point of the
FDDI-II, the LAN effectively becomes a distributed ATM switch.
The A-MAC may also be used as the basis for bridging between
FDDI-II and B-ISDN. The problem of merging a connectionless net
work (FDDI-II) to a connection-oriented one (ATM) is problematic at
best. Congestion control measures and protocol conversion are
required as a minimum [Layland 93, Yamamoto 93a]. Therefore,
embedding an ATM channel within FDDI-II and providing an A-MAC
functionality facilitates the interconnection of FDDI-II and B-ISDN.
This thesis is primarily concerned with the analysis, synthesis and
design of the A-MAC functionality. The A-MAC is an architecture
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which provides AAL5 PDU traffic access to ATM cells embedded
within the isochronous bandwidth of an FDDI-II cycle. The A-MAC
concept provides several opportunities:
• It allows ATM traffic to be carried over an embedded ATM channel
within the FDDI-II cycle. This facilitates the interconnection of
FDDI-II LANs via B-ISDN.
• The modified FDDI-II cycle now supports three channel services.
Namely, the traditional isochronous and asynchronous services in
addition to an ATM one.
• By replacing the entire FDDI-II cycle with ATM cells, the FDDI-II
LAN is transformed into an ‘ATM slotted ring’. The FDDI-II LAN
would, in essence, behave as a distributed ATM switch.

1.2 Thesis Outline
This thesis is organised as follows:
Chapter 1 contains the introduction and contributions of the thesis.
In Chapter 2, FDDI, FDDI-II and ATM are defined and described in
detail. Literature is reviewed which suggests a generalised approach
to providing am ATM channel within am FDDI-II cycle. This work is
discussed and parallels are drawn with existing slotted ring proto
cols. The identification of two specific schemes with which to embed
ATM cells within an FDDI-II cycle aire described in this chapter. A
further third scheme is developed in this thesis and is discussed in
detail. Finally, a comprehensive survey discussing the benefits and
problems associated with source removal and destination removal are
presented.
Chapter 3

describes

a

novel,

distributed

two-tiered

arbitra-

tion/access protocol implemented by the A-MAC. This protocol
allows the A-MAC fair and distributed access to the embedded ATM
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cells within the FDDI-II cycle. Literature which discuss similar
access mechanisms are presented and their shortcomings are
addressed. From this review, an analysis of the protocol is derived,
providing boundary conditions and operating points. Finally, the
simulation of the two-tiered protocol is undertaken and the subse
quent results are reported on.
Chapter 4 commences with a general overview of the functional
blocks of the A-MAC design and a description of the environment
within which the A-MAC is anticipated to function. Following this,
several architectures/devices which implement similar functionality
to the A-MAC are investigated. Parallels are drawn between these
devices and the A-MAC, in addition to any underlying flaws or short
comings in their designs.
The design of the A-MAC device is described in considerable detail in
Chapter 5. This chapter briefly revisits the general block diagram
and description of the A-MAC and then launches into a full design
description. The sections which are dealt with are: the Synchronous
Highway Interface (SHI) in which ATM cells pass to/from the A-MAC
and the FDDI-II cycle, the segmentation and reassembly functional
ity and interface to the SHI, the two-tiered arbitration/access proto
col’s implementation and finally the generic host processor interface.
Note that the design description makes detailed reference to sche
matic diagrams, timing diagrams and PAL equations which are listed
in Appendix A, Appendix B and Appendix C, respectively.
Chapter 6 concludes the thesis by summarising the main findings
and contributions of the thesis. In addition, the scope for further
work is identified in the final section of this chapter.
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1.3 Contributions
This section lists the contributions contained in this thesis in the
order of their presentation. The section where the relevant work is
first discussed is also mentioned.
1. The identification and description of the horizontal and vertical
schemes for allocating ATM cells within the isochronous band
width of an FDDI-II cycle. Further, the development of a novel
hybrid scheme which overcomes the problems associated with the
former two schemes (see Section 2.5.3).
2. A comprehensive survey of the differences in performance
between source removal and destination removed of slots in a slot
ted ring. This greatly influences the mechanism chosen to access
ATM cells embedded within an FDDI-II cycle (see Section 2.6).
3. The analysis and development of a novel two-tiered access proto
col. This protocol allows users within an FDDI-II station fair and
distributed access to the embedded ATM cells (see Section 3.5).
Further, the simulation of the aforementioned two-tiered arbitration/access protocol. This work reports on the operational param
eters of the protocol under typical scenarios (see Section 3.6).
4. A review of several device architectures with similar functionality
to the A-MAC, presented in Chapter 4.
5. The complete design of the A-MAC hardware device contained in
Chapter 5 is the main contribution of the thesis. The A-MAC
allows AAL5 PDUs to be carried within the isochronous band
width of an FDDI-II cycle. This is achieved by initially segmenting
the PDU into ATM cells and subsequently embedding those cells
within the isochronous channels. Received ATM cells from the
FDDI-II cycle are reassembled (by the A-MAC) back into the origi
nal PDU.
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The A-MAC comprises several modules which include the follow
ing. The Synchronous Highway Interface, which provides access
to the FDDI-II; the Segmentation and Reassembly function is
implemented by dedicated ICs (Integrated Circuits) and support
circuitry; the two-tiered distributed arbitration/access protocol
allows fair access to the ATM cells within the FDDI-II cycle and a
generic interface to a host processor, providing access to the AAL5
PDUs.
6. The following publication was a direct result of the work under
taken in this thesis:
Giannetti, B., Anido, G., Chicharo, J., “Upgrading Existing FDDIII LANs to ATM”, P. 1st Australian Telecommunication Networks
and Applications Conference, Melbourne, Australia [1994].
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2. Embedding an ATM Channel
Within an FDDI-II Cycle

“We will either find a way, or make one!”
- Hannibal

2.1 Outline
This chapter provides a description of the scheme used to provide an
ATM channel within an FDDI-II cycle. This ATM channel comprises
one or more ATM cells which are embedded within the isochronous
bandwidth of an FDDI-II cycle. Consequently, the embedded ATM
cells mimic a generic slotted ring architecture. In Section 2.2, FDDI
is introduced and discussed and its shortcomings are addressed.
This section precedes a detailed discussion of FDDI-II in Section 2.3.
The role of ATM within B-ISDN is reviewed in Section 2.4, including
interoperability issues of ATM and FDDI/FDDI-II. In Section 2.5,
various mechanisms by which ATM cells may be embedded within
the isochronous bandwidth of an FDDI-II cycle are discussed,
including the details of the method implemented by the A-MAC.
Finally, Section 2.6 investigates and discusses the differences
between the source and destination removal of slots with respect to
the embedded ATM cells within the FDDI-II cycle.
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2.2 The Fibre Distributed Data Interface
The Fibre Distributed Data Interface (FDDI) is a 100 Mb/s timed,
token ring access protocol which normally uses optical fibre as the
transmission medium. It has been standardised by both the Ameri
can National Standards Institute (ANSI) and the Institute of Electri
cal and Electronic Engineers (IEEE). The following section describes
FDDI and point out its performance downfalls. Further References
for FDDI may found in the literature [Ross 86, Stallings 88, Ross 89,
Ross 93, Davids 94, Restivo 94].

2.2.1 The OSI Model for FDDI
FDDI is an international network standard initially defined by ANSI
[ANSI 87, ANSI 88, ANSI 90a, ANSI 92]. These documents specify the
structure of FDDI which is closely oriented to the International
Standardisation Organisation’s (ISO) Open Systems Interconnection
(OSI) reference model [Davids 94], shown in Figure 2.1.

IEEE 802.2 Logical Link Control
Data
Link Layer

Physical
Layer
FDDI
Figure 2.1 The FDDI Protocol in Reference to the ISO Model.

Each of the sections in the FDDI protocol model will be briefly
described.
• PMD (Physical layer Medium Dependent) specifies the lower sub
layer of the physical layer which includes the power levels and
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characteristics of the optical transceivers and permissible bit
error rates.
• PHY (PHYsical layer protocol) specifies the upper physical layer
including encoding/decoding, clocking and transmission framing.
• MAC (Medium Access Control) specifies the lower sublayer of the
data link layer including access to the medium, data checking
and data framing.
• SMT (Station ManagemenT) provides link-level management for
FDDI by specifying internal ring configuration and station opera
tion.
Each of these four sections combine to fully describe the operation
and management of the FDDI protocol.

2.2.2 The Topology and Format of FDDI
The physical topology for an FDDI network is based on two counter
rotating rings. Each ring operates at 100 Mb/s and provides access
for up to 500 stations over distances of up to 100 km [Kessler 91].
These maximum operating points are subsequently used to calculate
default values for timers and counters which directly control ring
functionality. However, increasing either the number of stations or
the ring length to accommodate a larger network increases latency
and cam result in large packet delays and the degradation of
throughput [Dykeman 88].
Under normal operating conditions, only one ring is used for trans
mission. The other ring remains in “stand-by” mode until such time
that a ring break or station failure occurs. In this case, both rings
are wrapped into a single ring to isolate the fault and hence avoid it.
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Figure 2.2 shows a generic topology for an FDDI network.

In an FDDI network, information is transmitted in data frames.
Access to the transmission channel is controlled by passing a token
frame from station to station around the ring. When a station
receives a token frame, it has the right to transmit onto the ring. The
station removes the token and then transmits its own queued
frames. Figure 2.3 shows in detail the format of an FDDI data frame.

PA SD FC DA SA

INFORMATION

FCS ED FS

FCS Coverage
PA = preamble (at least 16 symbols)
SD = starting delimiter (2 symbols)
FC = frame control (2 symbols)
DA = destina tion address (4 or 12 symbols)
SA = source address (4 or 12 symbols)
FCS - frame check sequence (8 symbols)
ED = ending delimiter (1 or 2 symbols)
FS = frame status (3 symbols)
Figure 2.3 Format of a FDDI Data Frame.

The preamble (PA) precedes every FDDI data frame and is used to
establish and maintain clock synchronisation. The starting delimiter
(SD) allows a station to uniquely identify symbol boundaries for the
current frame. Frame control (FC) is used to identify the frame. For
3 0009 03163062 2
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example, the FC can distinguish between either 16 or 48 bit
addressing, asynchronous or synchronous frame, or station man
agement or regular frames. The destination and source address are
specified by (DA) and (SA) respectively. The information field con
tains data only. The frame check sequence (FCS) follows and pro
vides a Cyclic Redundancy Check (CRC) facility. The end delimiter
(ED) terminates the frame proper whilst the frame status (FS) field
indicates whether the frame was recognised, received or in error.
The token frame which is passed from station to station around the
ring is a subset of the data frame. The format for an FDDI token
frame is shown in Figure 2.4.

PA SD FC ED

PA = preamble (at least 16 symbols)
SD = starting delimiter (2 symbols)
FC = frame control (2 symbols)
ED = ending delimiter (1 or 2 symbols)

Figure 2.4 Format of an FDDI Token Frame.

The token’s fields (PA, SD, FC and ED) are similar in functionality to
the equivalent fields in the FDDI frame. The frame control field (FC)
is used to identify the current frame as a token frame rather than a
data frame.

2.2.3 The Timed Token Access Protocol of FDDI
FDDI implements a timed token access protocol, which was invented
by [Grow 82). Unlike the IEEE 802.5 token acces protocol [IEEE 85],
FDDI supports simultaneous synchronous and asynchronous traf
fic. The synchronous class is suitable for time-constrained traffic
such as voice. Traffic which suffers no such constraint subsequently
falls into the asynchronous class.
FDDI’s initialisation procedures establish a Target Token Rotation
Time (TTRT) which is negotiated by all stations. The lowest value
which is bid by any station becomes the TTRT. The long-term aver
age token rotation time cannot exceed the TTRT and the maximum
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rotation time is guaranteed not to exceed twice TTRT [Johnson 87,
Sevcik 87].
When a station receives a token, it may transmit synchronous data
frames up to a set time. This time is specified by the Token Holding
Time (THT) and is determined at ring initialisation. Asynchronous
frames may be sent only if the time since the token was last cap
tured does not exceed the TTRT.

2.2.4 Performance of FDDI
The various performance characteristics of FDDI have been dis
cussed widely in the literature. Popular FDDI applications include
linking high performance workstations for distributed computing
[Strohl 91, Restivo 94] or as the backbone for a campus-wide net
work [Restivo 94].
[Davids 94] suggests that FDDI’s 100 Mb/s capacity is suitable for
broadband applications such as video conferencing. However, [Mar
tini 91] states that there is a trade-off between throughput and
response time in FDDI. Heavy real-time requirements, such as video,
will decrease both the performance and bandwidth of the asynchro
nous service. To further support this claim, [Cusworth 92] shows
that an asymmetric load (either a very high synchronous load or a
very high asynchronous load) within FDDI decreases the overall
throughput, it is reported by [Kessler 91] that although FDDI’s MAC
(which can dynamically allocate bandwidth) is suitable for synchronous/asynchronous traffic, it is most unsuitable for a regular, peri
odic service such as an isochronous one. In addition, [Jain 91] has
shown that the maximum access delay for synchronous traffic is
short but for asynchronous traffic can be as long as 165 s.
It is clear from the literature that FDDI simply cannot easily support
high bandwidth multimedia services. It is suggested that FDDI is
predominantly suited to packet switching and other non time-sensi
tive traffic.
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Another problem which has been identified is the difficulty of inter
connecting FDDI with Asynchronous Transfer Mode (ATM). ATM is
the connection-oriented switching and multiplexing technology for
Broadband Integrated Services Digital Network (B-ISDN) [Marks 94]
and is the subject of Section 2.4. [Yamamoto 93a] suggests two prob
lems with interconnecting FDDI with ATM. The first is the necessary
adjustment when connecting a connectionless network (FDDI) with a
connection-oriented

one

(ATM).

Secondly,

congestion

control

schemes are required between these networks as this greatly influ
ences end-to-end performance.
Finally, [Marsan 94] suggests that degradation in performance of
FDDI arises from the overhead in the cycle and message formats, in
addition to the explicit transmission of the token from station to sta
tion. The FDDI ring remains idle for a time equivalent to one roundtrip propagation delay in every tour of the token, independent of load
conditions.
An extension to FDDI, namely FDDI-II, includes an isochronous
service within its frame structure. This is in addition to supporting
the traditional FDDI synchronous and asynchronous services and is
the subject of Section 2.3.

2.3 The Fibre Distributed Data lnterface-ll
FDDI-II is an enhancement to the FDDI protocol providing integrated
packet switched and circuit switched services up to 100 Mb/s. The
following section describe FDDI-II in detail with further references
found in the literature [Teener 89, Kessler 91, Halgren 92, Mirchandari 92, Jain 93, Davids 94].

2.3.1 The OSI Model for FDDI-II
FDDI-II comprises a set of standards developed by the ANSI X3T9.5
Task Group [ANSI 90b, ANSI 91a, ANSI 91b]. It is an enhancement
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to FDDI, whereby it supports an isochronous service as well as the
synchronous and asynchronous services of FDDI. The isochronous
service is essentially a time-slotted, circuit switched channel, provid
ing regular, periodic transport across the network, without variable
delay. In total, this optical fibre LAN technology provides a combined
capacity of 100 Mb/s for up to 500 stations, to a maximum of 100
km.
An FDDI-II network may operate in either one of two modes: basic or
hybrid mode. In basic mode, the network behaves as though it were
only an FDDI network and therefore supporting only packet switch
ing (the synchronous and asynchronous services). The hybrid mode
supports packet switching in addition to circuit switching (the iso
chronous service). To provide hybrid mode, the FDDI-II protocol
contains a Hybrid Ring Control (HRC) block. The basic FDDI-II pro
tocol architecture is shown in Figure 2.5.
isochronous Packet
MAC
MAC
Hybrid
Multiplexer

SMT

PHY
. PMD

......

Figure 2.5 Protocol Architecture of FDDI-II.

The Packet-MAC (P-MAC), PHY and PMD sections each provide simi
lar functionality to those for FDDI (refer to Figure 2.1) but with
enhancements for supporting an isochronous service. The HRC com
prises two sublayers, the Isochronous-MAC (I-MAC) and the Hybrid
MUltipleXer (H-MUX), both of which correspond to the OSI data-link
layer. The I-MAC sublayer provides an FDDI-II transport service to
circuit-switched traffic, such as voice and video. The H-MUX sub
layer is responsible for multiplexing the circuit-switched traffic (I
MAC) with the packet-switched traffic (P-MAC) onto FDDI-II.
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2.3.2 Format of the FDDI-II Cycle
The FDDI-II cycle is 125 ps in duration, which is generated by a
cycle master 8000 times per second. The cycle circulates the FDDI-II
LAN providing near to 100 Mb/s combined circuit switched and
packet switched capacity. More than one cycle may be simultane
ously present on the ring, depending upon the ring’s physical size.
Figure 2.6 shows an example of a generic FDDI-II LAN implementa
tion with typical generic devices connected to it.

Figure 2.6 Generic Example of an FDDI-II Local Area Network.

FDDI-II provides two types of channels within its cycle. The first is
an isochronous channel, which is essentially a time-slotted, circuit
switched service. The second channel is asynchronous, serviced via
a timed, token-passing protocol identical to that of FDDI. Figure 2.7
shows the FDDI-II cycle, including the preamble, cycle header, Dedi
cated Packet Group (DPG) and the Wide Band Channels (WBC).
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Figure 2.7 Format of the FDDI-II Cycle.

The preamble is used for timing and synchronising at the beginning
of the cycle. This field is five symbols in length of which all are set to
idle symbols.
The cycle header delimits the beginning of the cycle and establishes
the 125 ps boundary and carries cycle control information. It com
prises six subfields with a total of 24 symbols and shall be described
in more detail later.
The Dedicated Packet Group (DPG) comprises 768 kb/s dedicated
for packet data. As shown in Figure 2.7, the bytes of the DPG are
interleaved within the WBCs. There are a total oi six bytes in the
DPG per FDDI-II cycle.
The 16 WBCs are allocated between the isochronous and asynchro
nous services on a per-WBC basis. The WBCs unallocated to an iso
chronous

service

are

conglomerated

(by

default)

into

the

asynchronous channel. The bytes of the WBCs are byte-interleaved
and transmitted one byte at a time. One byte of a WBC per FDDI-II
cycle yields 64 kb/s isochronous channel which is suitable for voice
traffic. There are 96 bytes per WBC giving 6.144 Mb/s per WBC. The
total isochronous capacity amounts to the combined 16 WBCs,
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yielding 98.304 Mb/s. If all 16 WBCs were allocated to packet traffic,
the total packet capacity would comprise the addition of the iso
chronous channel (16 WBCs) and the asynchronous channel (the
DPG) giving a total of (98.304 Mb/s + 768 kb/s) 99.072 Mb/s.
Each field of the cycle header will now be briefly described, with
respect to Figure 2.8.

Figure 2.8 Format of the Cycle Header in an FDDI-II HRC Cycle.

• starting delimiter defines the start of the FDDI-II cycle. This sub
field is two symbols in length.
• synchronisation control indicates the synchronisation state of the
FDDI-II. If this single-symbol field is Reset, the ring is undergoing
initialisation. Normal ring operating mode is indicated by a Set
symbol.
• sequence control indicates (when the symbol is Set) whether cycle
sequencing has been established.
• cycle sequence is a two-symbol field containing a value between
64 and 255 (inclusive). This indicates the sequence number of the
current cycle.
• programming template comprises P0 - P 15 (16 symbols) each corre
sponding to one Wide Band Channel (WBC). A Reset symbol in
symbol Pj indicates that WBCj is part of the packet data channel,
whilst a Set symbol in symbol P* indicates WBCi is an isochronous
channel.
• isochronous maintenance channel uses two symbols to cany iso
chronous traffic for maintenance applications.
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2.3.3 Performance Issues of FDDI-II
As suggested by [Jain 93], a backbone network’s success depends
upon how wide a variety of traffic it can carry. In the case of FDDI-II,
it can carry synchronous/asynchronous traffic and isochronous
traffic. In dealing with future B-ISDN, FDDI-II must readily and eas
ily connect to ATM based networks [Siegel 90].
One possible way to extend the usefulness of FDDI-II is to provide an
ATM channel within the FDDI-II cycle. This possibility has been dis
cussed in the literature [Halgren 92, Yamamoto 93a]. The addition of
an ATM channel within FDDI-II will greatly assist the bridging
between FDDI-II and B-ISDN [Halgren 92]. Section 2.4 describes BISDN and ATM with regard to embedding an ATM capability within
FDDI-II.

2.4 The Asynchronous Transfer Mode of Broadband-ISDN
2.4.1 The B-ISDN Protocol Model
The Broadband-Integrated Services Digital Network (B-ISDN) is a
technology suite which is targeted towards unifying various media
services such as voice, data and video [Stallings 92, Kajiyama 94,
Marks 94, Quinnell 94]. The OSI protocol reference model for BISDN is shown in Figure 2.9.
Management Plane
Control
Control P la n e / User Plane
Higher Layers

Higher Layers

ATM Adaptation Layer
ATM Layer

Figure 2.9 OSI Protocol Reference Model for B-ISDN.
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The transport of information within B-ISDN uses Asynchronous
Transfer Mode (ATM). ATM is a form of packet switching in which
fixed length cells are used.
Each of the layers of the B-ISDN model will be briefly described.
• physical layer is responsible for transmitting/receiving bit
streams, timing, synchronisation and cell delineation.
• ATM layer is independent of the physical medium and provides
cell multiplexing across logical connections, generation/extrac
tion of the ATM cell header and generic flow control. This is fur
ther discussed in Section 2.4.2.
• ATM Adaptation Layer (AAL) is responsible for the adaptation of
information from higher layers to ATM cells. The AAL comprises
the Convergence Sublayer (CS) and the Segmentation And Reas
sembly (SAR) sublayer. This layer will be discussed in more detail
in Section 2.4.3.
In addition to the layers of B-ISDN, there are three planes defined:
• user plane provides the transfer of user information in addition to
flow control and error control.
• control plane performs call-control and connection-control func
tions.
• management plane provides management of the planes and the
system as a whole.

2.4.2 The ATM Layer
The coding of ATM cells is defined in CCITT Recommendation 1.361.
The cell structure comprises a 5 byte header and a 48 byte informa
tion field. The bytes are transmitted in increasing order commencing
with the first byte of the header. For all fields within an ATM cell, the
first bit sent is the Most Significant Bit (MSB).
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The general form of the ATM cell is shown in Figure 2.10.

.¡tA

First bib
transmitted

53 bytes
ATM Cell Information Field
(48 bytes)

^ Last bit
'transmitted
Figure 2.10 General Format of the ATM Cell.

The format of the ATM cell header depends on the type of ATM cell.
There are two types of ATM cell header structure which are currently
defined. The User Network Interface (UNI) format and the Network
Node Interface (NNI) format are both shown in Figure 2.11.
Generic Flow Control
Virtual Path Identifier

Virtual Path Identifier
Virtual Channel Identifier

Virtual Channel Identifier
Virtual Channel Identifier

Payload Type

Res CLP

Header Error Control
(a) Header Format at User-Network Interface
Virtual Path Identifier
Virtual Path Identifier

Virtual Channel Identifier
Virtual Channel Identifier

Virtual Channel Identifier

Payload Type

Res

CLP

Headc- Error Control
(b) Header Format at Network-Node Interface
Figure 2.11 Header Format of the UNI ATM Cell and NNI ATM Cell.

The functionality of the common fields between the two formats is
identical. The UNI format header contains the Generic Flow Control
(GFC) field of 4 bits and VPI of 8 bits, whilst the NNI format header
contains a 12 bit Virtual Path Identifier (VPI) field. Each of the fields
within the UNI and NNI headers are defined as follows.
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• Virtual Path Identifier (VPI) is 8/12 bits in length in the UNI/NNI
cell and defines the path or route the cell will take in the network.
• Virtual Channel Identifier (VCI) is 16 bits in length and further
defines the path or route the cell will take in the network.
• Payload Type (PT) is a 2 bit field indicates the type of information
in the information field. A value of 00 in this field indicates user
information. Other values are yet to be defined but presumably
will be used for network management and maintenance.
• Reserved (RES) is one bit in length and yet to be defined.
• Cell Loss Priority (CLP) provides guidance to the network in the
event of congestion. A value of zero indicates the cell is of high pri
ority relative to a cell with a value of one.
• Header Error Control (HEC) is an 8 bit error code which can be
used to correct single-bit errors in the header and detect double
bit errors.
• Generic Flow Control (GFC) is 4 bits in length and is present only
in the UNI header. This field is used for end-to-end flow control.

2.4.3 The ATM Adaptation Layer
The ATM Adaptation adaptation Layer (AAL) is responsible for adapt
ing information of the higher layer (as shown in Figure 2.9) to the
ATM cells. The AAL is subdivided into two sublayers: the Conver
gence Sublayer (CS) and the Segmentation And Reassembly (SAR)
sublayer.
The CS provides the functions necessary to support the specific AAL
applications. This sublayer is service-dependent and performs tasks
such as message identification, timing and clock recovery. The CS
breaks the user data into CS Protocol Data Units (PDU) and passes
them to the SAR sublayer.
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The SAR sublayer is responsible for packing information received
from the CS into cells for transmission and unpacking the informa
tion at the receiving end. Each CS PDU is broken into SAR PDUs of
48 bit lengths. The functional operation of the CS and SAR sublayers
is shown in Figure 2.12.
User Information
t

CS Process

%

t
t

CS - PDU

«
»

CS - PDU

CS - PDU

SAR Process

rSAR-PD U j

S A R - PDU

] SAR - PDU]) SAR - PDÜ]

Figure 2.12 The ATM Adaptation Layer.

The user information may take one of five classes [Quinnell 94]
which are described as follows:
• AAL1 provides a constant bit-rate service. This class includes a
timing relationship and is connection-oriented. It is suitable for
traffic such as the telephone system.
• AAL2 provides a variable bit-rate service also with an included
timing relationship. It is connection oriented and would suit
applications such as compressed video.
• AAL3 and AAL4 service data transmission applications with a var
iable bit-rate and no timing requirement. AAJL3 is connection ori
ented and is suitable for large file transfers requiring a relatively
long connection time. AAL4 is connectionless and is typically
suited to short, infrequent bursts of data. Both AAL3 and AAL4
are sometimes combined into the one service, namely AAL3/4.
• AAL5 is a streamlined service which evolved out of user concerns
that AAL3/4 contained too much overhead. To provide error
checking and multiplexing in AAL3/4, a total of 8% of the cell’s
data field is used. AAL5 provides no error checking and a single
stream per channel, hence incurring no such overhead.
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The five AAL processes which are currently defined are shown in
Figure 2.13.

AAL1
Timing
Relation
Between
Src & Dest

AAL2

Required

Bit Rate Constant
Connectior
Mode

AAL3

AAL4

Not Required
Variable

Connec
Connection - oriented Connect
tion
ionless

- oriented

Figure 2.13 The ATM Adaption Layer Classes.

2.4.4 The Acceptance of ATM
ATM is by no means fully defined. There exist problems such as traf
fic flow management, mechanisms to assign dynamic connections
(known as Switched Virtual Circuits or SVC) and the bridging of ATM
into LANs [Layland 93, Quinnell 94].
These problems aside, the acceptance of ATM is gaining support
[Biagioni 93, Layland 93, Leslie 93, Dohmen 94]. ATM was initially
defined for the Wide Area Network (WAN), but is now establishing
itself as a LAN technology [Biagioni 93, Dohmen 94]. The success of
ATM LANs will be dependent on its interoperability with ATM-based
B-ISDN [Dohmen 94].
The success of the FDDI-II LAN technology will also depend upon its
ease of interoperability with B-ISDN. One way of ensuring FDDI-IFs
usefulness long after the widespread introduction of ATM LANs is to
provide FDDI-II with some capability of supporting an ATM channel.
The extension of FDDI-II to carry ATM is the subject of Section 2.5.

Embedding an ATM Channel Within an FDDI-II Cycle

25

2.5 Extending FDDI-ll’s Usefulness By Applying ATM
This section investigates the possibility providing FDDI-II LANs with
an ATM capability. Existing ATM LANs based around a ring design
will be discussed, followed by a review of schemes directly related to
providing “ATM over FDDI-II”. Finally, a survey of the advantages
and disadvantages between source and destination removal of slots
will be discussed in relation to providing “ATM over FDDI-II”.

2.5.1 Existing Ring-Based ATM LANs
The primary objective of this thesis is to extend the usefulness of
FDDI-II by providing it with an ATM capability. As FDDI-II is ringbased, a selection of ring-based ATM LANs will be discussed. The
purpose of this is to extract useful information to eventually arrive at
an effective means for providing “ATM over FDDI-II”.
• The ATM Ring protocol (ATMR) in [Imai 94] is a high-speed, slot
ted ring which uses modified ATM cells to carry information. A
user connects to the ring via one of several stations, distributed
around the counter-rotating dual-ring. A user is provided band
width (ATMR cells) upon request and this Quality Of Service
(QOS) is guaranteed for the duration of the connection.
The payload field of the ATMR cell and ATM cell are identical. A
difference occurs in the header, specifically in the VPI/VCI fields.
In this case, the ATMR cell combines these fields into a local
channel identifier.
A complicated window control and cycle-reset mechanism similar
to Orwell [Falconer 85] is required to provide distributed fairness
among the stations, to prevent ring hogging and guarantee QOS.
The ATMR cells are released at the destination for immediate re
use for high efficiency.
• AMNET (A Multimedia NETwork) [Burston 92] is a low-cost, fibreoptic prototype ring network which operates at a data rate of
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approximately 1 10 Mb/s. This LAN is a slotted ring containing 32
slots which occupy a 125 ps length frame. These slots are subdi
vided into two traffic classes: asynchronous and synchronous.
Asynchronous slots are token arbitrated which may be used by
any station on the ring and are marked free at the destination.
Synchronous slots provide a constant bit rate channel between
stations and may be aggregated to form a high bandwidth syn
chronous channel.
Each slot contains 54 bytes, divided into a 48 byte payload and a
6 byte header. The payload is functionally identical to a standard

ATM cell payload. However, the 6 byte header differs greatly from
an ATM cell header. The AMNET cell header contains a virtual
channel number (similar to VPI/VCI), a token (in the case of asyn
chronous slots) and source/destination identifiers. This difference
between headers reduces the seamless connectivity and transpar
ency between AMNET and B-ISDN.
• One design of an FDDI-II LAN is described in [Siegel 90]. In addi
tion to the standard operational features of FDDI-II, this particu
lar design increases the FDDI-II capability by using both rings
simultaneously and allowing both FDDI and FDDI-II ring modes.
The author suggests that ATM gateways will be required to allow
High Speed LANs (HSLAN) to interconnect to B-ISDN. Two pro
posed methods to integrate ATM traffic within FDDI/FDDI-II are
(i) pack ATM cells within FDDI asynchronous packets or (ii) pro
vide a dedicated ATM channel composed of multiple WBCs. The
former method is unfavourable as it requires conversion between
VPI/VCI and FDDI MAC addresses.
It is clear from the literature that the success of a LAN which pro
vides an ATM capability depends greatly upon its seamless interop
erability with B-ISDN. The LAN’s ATM channel should resemble
closely the B-ISDN ATM cell format to take advantage of near-trans
parent connectivity.
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The method of providing a dedicated ATM channel by aggregating
WBCs as suggested by [Siegel 90] is also suggested by other
researchers and is the method pursued in this thesis.

2.5.2 A Generic Method for Embedding ATM Cells Within FDDI-II
One simple method to provide an ATM channel within FDDI-II is
broadly discussed in the literature [Siegel 90, Halgren 92, Yamamoto
93a]. The scheme involves embedding complete ATM cells within the
WBCs of the FDDI-II cycle. One strong reason for pursuing a slotted
ring based solution is that ATM cells naturally map into slots, mak
ing interfacing to ATM easier [Marsan 94]. The general idea for pro
viding “ATM over FDDI-II” is depicted in Figure 2.14.
Pream ble
Cycle Hdr

Dedicated
Packet Group

W ide Band Channels

--------------------------------------------------------------------------------------------------------------------------------- ►

(a) Standard FDDI-II Cycle
WBCs not allocated to ATM
- still available to isochronous and
asynchronous traffic

P ream ble
C ycle Hdr

Dedicated
Packet Group

ATM Cell

ATM Cell

ATM Cell

j

(b) FDDI-II Cycle with Embedded ATM Cells
Figure 2.14 General Method of Embedding ATM Cells within the Iso
chronous Bandwidth (WBC) of an FDDI-II Cycle.

Figure 2.14(a) shows the general form of the FDDI-II cycle contain
ing the preamble/cycle header, asynchronous bandwidth (DPG) and
isochronous bandwidth (WBC). Figure 2.14(b) shows ATM cells
embedded within the isochronous part of the cycle. The remaining
isochronous bandwidth may be used by additional ATM cells, iso
chronous channels or as part of the asynchronous service.
From the viewpoint of a user of the ATM cells in Figure 2.14(b), the
FDDI-II cycle takes on the appearance of a slotted ring. Each cell
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remains fixed in its position within the cycle over time and so the
cycle is well behaved. Each cell has a VPI/VCI which is used to iden
tify the ATM virtual channel.
Given the similarity of the embedded ATM cells to a slotted ring
structure, existing slotted ring topologies will be discussed to bring
to light a scheme to access the ATM cell time slots by multiple users.
The Pierce Ring [Pierce 72], the Cambridge Ring [Hopper 83],
ORWELL [Adams 84] and the Cambridge Fast Ring [Hopper 88] are a
few of the better known slotted ring protocols. The basic transport
mechanism is the slot, typically of constant length, circulating the
ring. Multiple numbers of slots may be present on the ring at any
time which provides several users simultaneous ring access. The
generic format for a slot is shown in Figure 2.15.
Token

Address

Payload

------------------------------------------------ ►
Variable number of bits per field
Figure 2.15 Format of a Generic “Slot” for a Slotted-Ring.

Each slot contains an address field (source and/or destination), a
payload field (for user data) and a token. The token indicates to a
prospective slot user that the slot is currently used for transmission
(set to BUSY) or if it is available for use (set to IDLE). The token
mechanism will be addressed later. The address and payload fields
are each of some preset length based upon the specific protocol to
which the slot belongs. An analogy to an ATM/FDDI-II ring is appar
ent: the address corresponds to the cell’s VPI/VCI, whilst the pay
load corresponds to the payload of the cell.
Slot access is controlled by the token which is present within each
ATM slot. When a slot enters a station, the token of that slot is
examined. If the token is set to IDLE, the user is permitted to trans
mit into the slot if desired. If the user chooses to transmit into the
slot, the token must also be set to BUSY. This indicates to down
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stream stations that this slot is unavailable for transmission and will
not be overwritten by other stations.
If a slot’s token is BUSY on entering a station, the user must subse
quently read the slot’s address field. The address field may indicate
where the slot originated, but at the very least will indicate whom
the slot is for. If the slot is not intended for this user, the slot passes
out of the station and downstream to the next station. If the slot was
intended for this user, the user subsequently reads the payload of
the slot. Once the user has read the slot, the slot’s token may either:
• be set to IDLE and passed on (destination removal), or
• left BUSY and set back to IDLE upon returning to the source of
the slot (source removal).
The difference between destination and source removal of slots will
be discussed in detail later in Section 2.6.
Multiple slots (with one token per slot) provide a simple and fair dis
tributed access mechanism to the ring’s bandwidth for all users.
By appending a BUSY/IDLE bit to each ATM cell, the same simple
distributed access scheme may be used for the ATM cells embedded
in the FDDI-II cycle. If desirable, a bit in the ATM header may be
used rather than adding an extra bit. For example, part of the
Generic Flow Control (GFC) field may be used as a token.
However, in this thesis, the BUSY/IDLE bit is contained within a
byte which is appended to the start of each ATM cell. The reason for
choosing to append the BUSY/IDLE bit rather than using, for exam
ple, the GFC field, is to adhere to the standard cell format. Using the
standard ATM cell ensures that the access scheme is generally
accepted. Using a proprietary cell will make any hardware and soft
ware using the proprietary cell useless for handling standard ATM
cells.
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2.5.3 Embedding ATM Cells Within the Wide Band Channels of an
FDDI-II Cycle
The cycle transmission structure for FDDI-II has been discussed
already in Section 2.3. In Section 2.5.2, a generic method to embed
and access ATM cells within an FDDI-II cycle was introduced. In this
section, the specific layout of the ATM cells within the cycle will be
explained. There are essentially two methods in which to embed
ATM cells within an FDDI-II cycle’s isochronous bandwidth. These
two methods will be referred to in this dissertation as vertical alloca
tion and horizontal allocation. A novel third method is identified as
hybrid allocation and will be discussed after both the vertical and
horizontal schemes have been addressed.

2.5.3.1 Vertical Allocation of ATM Cells
As shown in Figure 2.16, WBCs lie “vertically” with respect to the
order of transmission of the cycle. Therefore, when an ATM cell is
embedded within a single WBC, this cell is defined to be vertically
allocated.
Order of Transmission------------------ ►

Figure 2.16 FDDI-II Cycle with ATM Cells Embedded Vertically
within Wide Band Channels.
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The ATM cells may be embedded anywhere within a WBC. It is not
necessary to lay cells end-to-end, nor “fill up” one WBC before using
another. However, spreading the ATM cells throughout the WBCs
will ultimately fragment the isochronous bandwidth.
If ATM cells were laid out end-to-end, starting in ‘WBC O’, a total of
28 cells would fit within the isochronous bandwidth. Allocating 28
standard ATM cells of 53 bytes yields
53 bytes x 28 cells

= 1484 bytes
= 11 872 bits.

On a per FDDI-II cycle basis, 28 ATM cells provides
11 872 bits / 125 ps = 94.976 Mb/s
The unused WBC bandwidth is the difference between the total WBC
bandwidth and the unallocated ATM bandwidth:
Total WBCs

=16x6.144 Mb/s
= 98.308 Mb/s

Unused WBCs

= 98.308 - 94.976
= 3.328 Mb/s.

As explained in Section 2.5.2, a BUSY/IDLE bit is required per ATM
cell. Consequently, an additional byte is appended to each embed
ded cell. If the previous calculations are repeated using 54 bytes per
ATM cell (instead of 53), the resulting unused WBC bandwidth
reduces to 1.54 Mb/s. Regardless of the amount of WBC bandwidth
allocated to ATM, the remaining WBC (or fraction thereof) can be
allocated as isochronous bandwidth.
There are advantages to allocating ATM cells vertically within WBCs,
or confined the cells to a group of WBCs. Firstly, the existing WBC
allocation mechanism, or a modified form thereof, can be used to
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allocate the cells. Also, the cells do not cross WBC boundaries which
retains complete WBCs thus providing contiguous WBCs.
One problem which arises when cells are allocated vertically occurs
during the transmission and reception of cells. As the FDDI-II cycle
propagates around the ring, the order of cells is not necessarily con
tiguous. From Figure 2.16, it can be seen that the bytes of the “topleft” and “top-right” cells are interleaved. The first byte of the “topleft” cell is transmitted/received, then the first byte of the “top-right”
cell, then the second byte of the “top-left” and so on. This pattern
strongly influences the buffering mechanism required by a user of
the ring for both transmitting and receiving the cells.
For example, suppose a device has several cells buffered and waiting
for transmission. Further, a FDDI-II cycle (with several IDLE ATM
cells) enters the device’s station and this device intends to transmit
into some of those cells. This device cannot simply transmit one cell
after the other which is typical with a FIFO mechanism. The inter
leaved nature of the cells within the FDDI-II cycle prohibits this. An
alternative approach must be taken to this problem if vertical alloca
tion of ATM cells is to be used. This problem will be discussed fur
ther when describing the hybrid scheme in Section 2.5.3.3.

2.5.3.2 Horizontal Allocation of ATM Cells
The second approach to allocating ATM cells within the FDDI-II cycle
is horizontally. That is, the cells are laid out within the cycle in the
same “direction” as the bytes of the cycle are transmitted. Shown in
Figure 2.17 is an FDDI-II cycle with ATM cells embedded horizon
tally.

Embedding an ATM Channel Within an FDDI-II Cycle

33

Order of Transmission
Preamble
row 0
row 1

DPG

row 7

DPG

Cycle Header (12 bytes)
ATM Cell
ATM Cell

C
O
row 15 DPG

CD
C

CO

CD

c

xC
zO
o
•cO
CO

CO
oo
CM
CD
O O
T3 O
DO co CO

CM
0
0
LD
1—
O O o O O
co co co CO CO

16 Octets
Figure 2.17 FDDI-II Cycle with ATM Cells Embedded Horizontally
within Wide Band Channels.

If WBCs are disregarded, allocating cells horizontally is very efficient.
Every cell in the cycle is completely transmitted/received before the
next cell. This is advantageous for any device accessing the cells. A
simple FIFO mechanism may be used, since each cell within the
cycle is completely dealt with before the next cell is accessed.
However, a serious problem does arise when cells are allocated hori
zontally: each ATM cell will cross multiple WBC boundaries. This
prevents a complete WBC from being allocated to the asynchronous
channel. This consequently limits the packet capacity to the DPG
(728 kb/s). The remainder of a WBC with an ATM cell embedded
across it is unavailable to asynchronous traffic. The reason is that a
portion of a WBC cannot be allocated to the asynchronous service.
Further, a device may not be physically capable of transmit ting/receiving contiguous bytes at the cycle rate. This will arise from
slow memory access and internal device propagation delays. Devices
which can operate continually at the cycle rate can be expensive.
This may not be an attractive solution if the device is a common one
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such as a user interface. Therefore, a contiguous byte stream result
ing from the horizontal allocation of cells may not be a favourable
scheme for the aforementioned reasons.
As in the case of vertical allocation, up to 28 ATM cells may be
embedded within the total isochronous bandwidth. This is regard
less of using a standard 53 byte ATM cell, or the 54 byte cell with an
appended byte for the BUSY/IDLE token.

2.5.3.3 Hybrid Scheme for Embedding ATM Cells into FDDI-II
It would be advantageous if the channel allocation scheme for the
WBCs could be used for the ATM cells. This would eliminate the
requirement for a separate channel allocator specifically for the ATM
cells. It would also simplify the entire process of providing an ATM
channel within FDDI-II. A new and expensive channel allocator will
not be required. Therefore, by using this scheme, ATM cells are allo
cated vertically.
However, using vertical allocation, it is distinctly possible that two
cells may be allocated into adjacent WBCs, as shown in Figure 2.16.
In this case, a byte of the first cell is transmitted followed immedi
ately by the corresponding byte of the second cell. If it turns out that
an internal station arbitration for the cell (Section 3.3, Chapter 3)
performed at the start of each ATM cell may exceed the time for a
byte to be transmitted. When two cells are in adjacent WBCs, the
arbitration takes place for the byte of the first cell as usual. Unfortu
nately, before the arbitration has completed, the corresponding byte
of the second cell arrives. The arbitration for this cell cannot com
mence because the previous arbitration has not completed. There
fore, the cells must be laid out in the cycle such that sufficient time
is provided for the arbitration (and any other required processing). It
is advantageous, however, to retain as much as possible the positive
aspects of vertical allocation. Hence, for these reasons, a new hybrid
scheme has been developed.
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This thesis implements a new third alternative to embedding ATM
cells within the isochronous bandwidth of the FDDI-II cycle. This
method is a hybrid of the vertical and horizontal allocation schemes.
Figure 2.18 shows three ATM cells embedded across four WBCs.
W BC 4| W BC5 | W BC6 | W BC7
Row 0
ATM Cell
Row 14
Row 15
Row 16
ATM Cell
Row 28
Row 29
ATM Cell
Row 41
Row 42
Row 43

____ l
Unused isochronous
bandwidth

Figure 2.18 FDDI-II Cycle with ATM Cells Embedded using a HorizontalA/ertical Hybrid Scheme.

Using this scheme, the full 28 cells may still be embedded within the
isochronous part of the FDDI-II cycle. For every 4 WBCs, 7 cells are
embedded, with 6 bytes per 4 WBCs left over (or 24 bytes per cycle).
Each ATM cell contains 54 bytes which comprises the standard 53
byte cell and an appended byte for control information. Additionally,
each cell spans 4 WBCs horizontally and requires 15.5 rows verti
cally.
The hybrid scheme of the embedded ATM cells focuses on some of
the positive aspects of both vertical and horizontal allocation. For
instance, the “spread” of cells across WBCs is local to only 4 WBCs.
Entire WBCs can still be allocated to isochronous users or the asyn
chronous channel. Also, there is ample time to conduct an arbitra
tion/contention resolution between station users for access to cells.
Finally, the ATM cells could just have easily have been allocated
across 2, 3, 5, or 10 WBCs. The point being is that the scheme is
flexible enough to allow for any configuration or system requirement.
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2.6 Source Removal versus Destination Removal of ATM
Cells
In this section, a review of the two primary methods associated with
the removal of a slot transmitted onto a slotted ring will be dis
cussed. A discussion on how the embedded ATM cells are identified
by a station will then follow.
From a top-level view, the embedded ATM cells within the iso
chronous bandwidth are analogous to a slotted ring scheme. There
fore, any literature or previous research pertaining to this subject is
of great relevance.
When a slot (ATM cell) is used by a station, the slot’s BUSY/IDLE bit
is set to BUSY. This indicates to all other stations that this slot cur
rently carries information and so is unavailable. When the slot
reaches the destination station, the contents of the slot are read. At
this point the destination may either:
• set the slot to IDLE and forward it to the next downstream station
(destination removal), or
• simply forward the slot downstream and upon its return to the
source station, is set to IDLE (source removal).
Previous research discusses the advantages and disadvantages of
source and destination removal of slotted rings [Kropfl 72, Limb 84,
King 87, Zafirovic-Vukotic 88 , van As 94a]. A brief summary of the
two methodologies will now be given.
Source removal was most notably used in initial ring technologies
such as the Cambridge Ring and Pierce Ring. The principle advan
tages of source removal include the following.
• Since the slot traverses the entire ring, the ability to multicast
and broadcast slots becomes an inherent function.
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• The return path from the destination to the source provides an
ideal feedback loop, for example, to report on erroneous slots.
Status and feedback information may therefore be “piggybacked”
onto the returning slot.
• A slot need not be inspected to determine if it originated from the
source. The slot number within the cycle and ring delay can be
used to deterministically identify the slot upon returning to the
source. Therefore, since there is no need to inspect slots “on-thefly”, the slot needs no additional delay or buffering.
• Finally, source removal provides a fair access scheme to the slots
by preventing “ring hogging”. By the scheme’s very nature, each
slot is guaranteed to cycle through every station.
Unfortunately, the principle disadvantage of source removal is its
inefficient use of ring capacity. On average, a slot need only traverse
half of the ring. However, every slot traverses the entire ring - effec
tively wasting up to half of the ring’s available capacity in the worst
case.
The destination removal of slots has been used in LANs such as
ORWELL [Adams 84] and CRMA-II (Cyclic-Reservation MultipleAccess) [van As 94b]. The principal advantage of destination removed
is:
• Each slot travels to the destination only, therefore using only the
bandwidth required. On average, a slot will traverse half of the
ring. This is effectively a 100% capacity increase over source
removal (on average) [Limb 84].
The disadvantages of a destination removal scheme include the fol
lowing:
• The effect known as “ring-hogging” tends to occur on a highly
loaded network [Kropfl 72]. ORWELL implements destination
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rem oval, building in a fairness control cycle by using a com plex
credit scheme to prevent ‘ring-hogging’.
W hilst ring hogging afflicts destination removed, it can also occur
in source rem oval [M ukheijee 93]. If a BUSY slot is set to IDLE
upon returning to the source station and is im m ediately reused
by the source (and set to BUSY), this action is known as slot reuse
and also leads to ring hogging.
• A broadcasting or m ulticasting function is not easily im ple
mented. W hen a slot is received by the first destination station,
the slot is set to IDLE. The remaining destination stations conse
quently w ill not receive the slot.
• Each slot must be interrogated by every station ‘on-the-fly’. This
means that each slot must be buffered up to the point when the
station can determine if the slot should be received and hence set
to IDLE. If the destination address is located deep within the slot,
the required additional delay may exceed the system ’s data trans
m ission requirements.
Based on the above observations and references to literature, the
benefits o f source removal strongly outweigh destination removal.
Further, it is apparent that a source rem oval scheme w ill also be sig
nificantly easier to implement compared with destination removal.
Therefore, the scheme chosen to remove the ATM cells embedded
w ithin the isochronous bandwidth of an FDDI-II cycle is source
removal.
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2.7 Conclusions
This chapter has described the various schemes in which to embed
an ATM channel within an FDDI-II cycle. Two schemes have been
identified: vertical allocation and horizontal allocation. A third new
scheme, term ed the “hybrid scheme”, was developed in this thesis to
overcom e the weaknesses o f the form er two schemes.
A scheme was investigated to provide a simple, fair and distributed
access m echanism to the embedded ATM cells. The BUSY/IDLE
access scheme typically found in slotted rings was described and
subsequently chosen. Each embedded ATM cell is appended with a
byte which contains a BUSY/IDLE access token.
Finally, the two primary mechanisms to remove slots (embedded
ATM cells) from a ring were identified and discussed in detail. Both
source removal and destination removal have advantages and draw
backs. It was decided to use source rem oval in this thesis m ainly
because o f the ease o f implementation, overall sim plicity and its
broadcast/m ulticast capabilities.
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3. A-M AC Access/Arbitration
Protocol

Vision is the art of seeing things invisible.”
- Jonathan Swift

3.1 Outline
This chapter describes and analyses the ATM cell access scheme
developed for the A-MAC. This scheme has two tiers of operation,
over which each A-MAC must arbitrate. In the first tier, each A-MAC
arbitrates with the other A-MACs within the same station. This tier
is based upon the Futurebus+ distributed arbitration standard
[IEEE 90]. The winner subsequently moves to the second tier and
arbitrates for an ATM cell, using the BUSY/IDLE token bit scheme
described in Section 2.5.2, Chapter 2.
Section 3.2 provides the motivation for the two-tiered access proto
col. In Section 3.3, the development of the first tier and how the
Futurebus+

arbitration mechanism was

chosen is

discussed.

Section 3.4 briefly reviews the BUSY/IDLE bit algorithm which com
prises the second tier of the A-MAC’s distributed arbitration/access
scheme. An analytical model of the two-tiered access protocol is pre
sented and discussed in Section 3.5. Finally, in Section 3.6, the two
tiered access protocol is simulated using the OPNET [OPNET 89]
simulation package, the results of which are presented and dis
cussed.
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3.2 Motivation for the A-MAC Two-Tiered Access Protocol
The A-MAC device allows a user to transmit segmented AAL5 PDUs
into ATM cells embedded in the WBCs of an FDDI-II cycle. The AMAC does this by taking the AAL5 PDU, segmenting it into multiple
ATM cells and transmitting those cells (in order) into the embedded
cells. The reverse process (ATM cells reassembled into AAL5 PDUs) is
also supported. This functionality was depicted in Figure 1.1 of
Chapter 1 and is reproduced here.
AAL5 PDU
to user

ATM cells from
the FDDI-II ‘
cycle

AAL5 PDU
from user

ATM cells
embedded
in the FDDI-II
cycle

Figure 3.1 General Functionality of the A-MAC Device.

The ATM-Medium Access Control (A-MAC) device must be able to
access the ATM cells embedded within the isochronous channel of
an FDDI-II cycle. In the simplest case, there will only be (at most)
one A-MAC in a FDDI-II station. However, it is realistic to expect
multiple numbers of A-MACs per station, especially when the FDDIII LAN dedicates a non-trivial proportion of its cycle to supporting an
embedded ATM channel.
Each ATM cell embedded within the FDDI-II cycle is appended with a
byte which contains a BUSY/IDLE token bit. This was described in
detail in Section 2.5 of Chapter 2. The BUSY/IDLE bit enables arbi
tration for each cell between the stations. If a cell entering a station
is BUSY, the cell is unavailable. If the cell is IDLE the cell is available.
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This access mechanism is sufficient in the simplistic case of at most
one A-MAC per station. However, when there is more than one AMAC, this mechanism is insufficient. A problem will occur when an
IDLE cell enters a station and more than one A-MAC will attempt to

transmit into that cell. Therefore, a scheme is required to fairly dis
tribute access to the IDLE cells entering a station between the AMACs in that station.
In this thesis, the combination of the BUSY/IDLE token bit scheme
and the arbitration scheme between A-MACs within a station is
referred to as the two-tiered access protocol. The combination of
these two schemes into the two-tiered access protocol is shown in
Figure 3.2.

ATM Cells
Circulating
the FDDI-II
LAN
Each cell is
arbitrated
using the
BUSY/IDLE
token bit.

(a) Embedded ATM Cells Token Arbitrated Between FDDI-II Stations

I---------------

FDDI - II
"'Station

(b) Multiple A-MACs within a Station Arbitrating for the same ATM Cell
Figure 3.2 The Two Separate Tiers of the A-MAC’s Two-Tiered
Access Protocol.
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In Section 3.3, the access scheme which the A-MACs use to arbitrate
between cells within a station will be described. Following this in
Section 3.4, the BUSY/IDLE token bit scheme will be briefly
reviewed to complete the detailed description of the A-MAC’s two
tiered access protocol.

3.3 Arbitration within an FDDI-II Station - Futurebus+
The first tier of the Two-Tiered Access Protocol is the arbitration
between A-MACs for a single embedded ATM cell within a station.
With potentially several A-MACs within a station, it is extremely
likely that more than one will attempt to write to the same (IDLE)
ATM cell simultaneously. When this situation occurs, the ATM cell
will be wasted and all involved A-MACs must retransmit their
errored cells. Consequently, a mechanism is required to eliminate
such a situation from occurring.
One of the design constraints of the A-MAC device is that it must
“retrofit” within an existing FDDI-II LAN as seamlessly as possible,
Consequently, there is little margin for a flexible solution. A bare
minimum of available resources and infrastructure, however, must
be assumed and from this, a working solution may be attainable.
Typically within a station (more specifically, a FDDI-II station), a
backplane system exists which provides connectivity between cards
within that station. A card is a generic term used to describe any
device connected to the station. Further, additional spare bus lines
are

allocated for maintenance channels,

testing or unspeci-

fied/reserved future use. The unused portion of the backplane may
be utilised to allow the A-MACs within the station to arbitrate for
incoming ATM cells.
The Futurebus+ draft standard provides two arbitration schemes
which Eire applicable to the available station backplane system just
described [IEEE 90, Yamamoto 93b[. The two schemes are known as
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the centralised and distributed approaches. The arbitration mecha
nism used in the first tier of the A-MAC’s two-tiered protocol is the
distributed approach. However, each of the two approaches will now
be discussed and contrast.

3.3.1 The Centralised Arbitration Scheme of Futurebus+
The centralised arbitration scheme as specified in the Futurebus+
draft standard [IEEE 90] utilises a central arbiter to receive and
grant bus access to the devices requesting access to the data bus. A
simplified functional diagram showing a centralised arbitration sys
tem is shown in Figure 3.3.

Individual R equest/G rant lines
between the m odules and the arbiter.

Figure 3.3 Physical Layout for the Futurebus+ Centralised Arbitration
Mechanism.

The operation of the centralised arbiter scheme can be described
using the following simple example. Device A and device B each
require access to the ‘data’ bus. Consequently, both A and B assert
their individual arbitration request lines. The request line per device
may actually consist of several lines, allowing prioritised requests.
Assume for this example that device A has the higher priority. The
central arbiter simultaneously receives the bus requests and subse
quently asserts the grant line of device A. Device A becomes the bus
master and asserts a “busy line” indicating that the bus is currently

unavailable to the remaining devices. When device A has completed
its transfer, it releases the “busy line” informing the central arbiter
that the bus is now free. At this point, the central arbiter then
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asserts the grant line o f device B, allowing it to become the bus mas
ter.
The centralised arbiter scheme has a number o f drawbacks.
• Each device requires an individual request line to the central arbi
ter. This becomes a costly overhead when several devices partake
in the arbitration.
• The central arbiter drives a grant line to each device. Again, in a
large system, this becomes impractical.
• The latency between requesting bus mastership and receiving the
grant depends upon the request line propagation and (more
importantly), the delay of the central arbiter to fairly select the
“winner”. If there are several devices requesting bus mastership
simultaneously, the delay from request to grant may be im practi
cal for the traffic.
• The veiy nature o f a central arbiter requires the need for a spe
cialised device to perform the task o f arbitration. In the case o f
implementing am arbitration scheme into am existing and restric
tive infrastructure, a central arbiter device does not provide the
most viable and flexible of possible solutions.

3.3.2 The Distributed Arbitration Scheme of Futurebus+
The distributed arbitration scheme is significantly simpler to im ple
ment amd “retrofit” into an existing FDDI-II LAN in comparison to its
centralised counterpart. Its generic physical architecture is shown in
Figure 3.4.
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Backplane
Figure 3.4 Physical Layout for the Futurebus+ Distributed Arbitra
tion Mechanism.

Each of the devices ‘A ’, ‘B\ 4C\ ‘D’, etcetera, (such as an A-MAC) are
connected to an eight bit competition bus which is used to conduct
the arbitrations. Each device transmits its competition num ber onto
the competition bus when it wishes to partake in an arbitration.
After a small settling time, typically in the order of hundreds of
nanoseconds, the highest number transmitted to the bus remains.
After this time, each device reads the contents of the bus and com
pares it to their own (unique) competition number. The device which
matches its number to the number on the bus is deemed to be the
“winner”. The remaining devices (which fail to match their numbers
to that which is on the bus) assume that they have lost the arbitra
tion.
The competition number comprises three fields: the priority field, the
round-robin field and the address field as shown in Figure 3.5.
Priority
Field
^^

1 bit

Round-Robin
Address Field
F ib I cI
Ik.'
------------------ p. ___________________________________
--------W
6 bits
1 bit

Figure 3.5 Fields of the Competition Number used in the Futurebus+ Distributed Arbitration Mechanism.
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Each o f the fields o f the competition number w ill now be briefly
described.
• priority fie ld - indicates a higher priority com petition number. It is
chiefly used when an “emergency” transm ission is required.
• round-robin fie ld - each device uses this bit to provide an equal
o f com petition wins amongst devices o f the same priority. A
device sets its round-robin bit when a module w ith the same pri
ority but higher address wins the competition. The round-robin
bit is reset when a device o f identical priority but lower address
wins the competition.
• address fie ld - this number guarantees the uniqueness o f the
arbitration number. Therefore, each address number is unique to
each device (in this case, each A-MAC).
The distributed arbitration scheme has several advantages over the
centralised one.
• A single bus is required for arbitrations. From this, a w inner is
easily determined.
• There is no requirement for dedicated request and grant lines for
each device. Therefore, the entire system is easily expanded (for 6
address bits, up to a total of 2 6 or 64 devices).
• A dedicated central arbiter is not required. This makes the design
o f such an arbitration system more cost effective and reliable.

3.3.3 The First Tier of the A-MAC’s Arbitration Scheme
The first tier o f the A-MAC’s two-tiered arbitration protocol is the
Futurebus+ distributed arbitration mechanism [IEEE 90] described
in Section 3.3.2. The operation o f this mechanism with respect to
the A-MAC device w ill be described in this section.
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Each A-MAC is connected to a backplane, which is local to the sta
tion. This backplane is called the com petition bus. The A-MACs use
the competition bus to arbitrate for the ATM cells embedded within
the FDDI-II cycle, shown in Figure 3.6.

FDDI-II —
Station r
FDDI-II cycle with embedded ATM cells
ATM cells

I
A-MAC

A-MAC

l_ Interface
mmmm
V

Competition
Numbers

Futurebus+ (local to station)

Figure 3.6 A-MAC’s Futurebus+ Based Arbitration Scheme.

Any card connected to a station in any LAN is typically assigned an
identification number - usually derived from the slot number o f the
card itself. That number is unique to that card at least within the
station - hence no two cards connected to the same station have
identical identification numbers. Each A-MAC device will also be
assigned unique number. That number will be used in the address
field of the competition number shown in Figure 3.5.
When an A-MAC has an ATM cell waiting to be transmitted into one
of the cells embedded in the FDDI-II cycle, that A-MAC must arbi
trate. The A-MAC alerts its Futurebus+ controller interface at this
point and the interface conducts the arbitration. At the end of the
arbitration, the interface alerts the A-MAC if the arbitration was suc
cessful (and may transmit) or unsuccessful (and so cannot transmit
and must arbitrate again for the next cell).
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Each cell is arbitrated for one cell in advance. Arbitrations com
mence at the start of each cell and the result is known to each AMAC before the beginning of the next cell. The timing of events
which occur during an arbitration phase are shown in Figure 3.7
Arbitration for
cell T commences
Transmission into
cell ‘i - T commences

Arbitration for
Arbitration for
cell ‘i + T commences cell ‘i + 2’ commences
Transmission into
Transmission into
cell T commences
cell ‘i +T commences

/
ATM Cel! ‘i -1’

ATM Cell T

ATM Cel! 1 +1’

FDDI-II cycle
Result of arbitration
for cell T is now
known

Result of arbitration
for c e ll‘i + 1’ is now
known

Result of arbitration
for cell ‘i + 2’ is now
known

Figure 3.7 Timing Diagram for a Futurebus+ A-MAC Arbitration.

3.3.3.1 Recovering From Competition Number Synchronisation
In the event of the competition numbers of two or more A-MACs syn
chronising - due to electrical noise for example - those A-MACs will
ultimately be arbitrating with the same competition numbers. Con
sequently, those A-MACs will also potentially overwrite each other’s
transmitted ATM cells. This wastes cell bandwidth in the FDDI-II
cycle and potentially requires a cell retransmission per A-MAC per
erroneous arbitration.
To minimise the number of errored cells as a result of this situation,
a regular initialisation of each A-MAC’s competition number is
required. Each A-MAC in a given station must reinitialise at the
same time to ensure the uniqueness of the competition numbers. A
field in the header of the FDDI-II cycle called the cycle sequence
(refer to Section 2.3, Chapter 2) is used to start the initialisation
sequence. The cycle sequence field contains a number which ranges
from 64 up to 255. Initially, it has the value of 64 and is incremented
by a special FDDI-II station each time the cycle passes through it.
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When the cycle sequence equals 255, it is reset back to the value o f
64, to begin the sequence again.
When an FDDI-II cycle enters a station, each A-MAC extracts the
cycle sequence from the header. If the cycle sequence equals 255,
each A-MAC resets their competition numbers to their own (original
and unique) slot identification numbers. In this way, all A-MACs
within the same station reset at the same time, avoiding the problem
of a “staggered” reset sequence. This results in a reset interval of
(255 - 64) 191 cycles or every 23.8 ms (191 x 125 ps).
Although it is extremely unlikely, the worst case scenario occurs
when two (or more) A-MACs within a station synchronise their com
petition numbers and transmit into all 28 ATM cells in the FDDI-II
cycle. Using source removal, each cell is only used by the same
device (an A-MAC) every second cycle. Assuming that the A-MACs
synchronise immediately after a new reset interval, the total number
o f errored cells per reset interval per A-MAC is:

Errored Cells

1Q 1
z

x 28

= 2674

Although this is a high number of errored cells, it must be stressed
that the probability o f this event occurring is extremely small.

3.4 Arbitration Between FDDI-II Stations - “BUSY/IDLE Bit”
The second tier of the two-tiered A-MAC protocol also provides a
mechanism to arbitrate for and access the embedded ATM cells. This
tier involves one A-MAC contending for a single ATM cell with the
other stations o f the FDDI-II. In essence, the “BUSY/IDLE bit” mech
anism

provides

the

underlying

structure

for

this

tier.

The

BUSY/IDLE bit access scheme has already been discussed in detail
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in Section 2.5.2, Chapter 2 . However, for completeness, a brief func
tional review will be given here.
The embedded ATM cells within the isochronous part of the FDDI-II
cycle functionally represent a slotted ring architecture. One of the
most notable slotted rings is the Cambridge Ring [Hopper 83]. The
Cambridge Ring uses mini-packets (analogous to slots) to transport
user information around the ring. At any one time, a mini-packet
may be carrying information {BUSY) or may be empty (IDLE) and
therefore available. The status of the mini-packet’s availability is
given by a BUSY/IDLE bit, located at the head of the mini-packet.
The slotted-ring similarity to the embedded ATM cells within FDDI-II
suggests that the BUSY/IDLE bit scheme may be applied. A source
transmits into an IDLE ATM cell, sets the cell to BUSY and forwards
it downstream. The cell passes through every station of the FDDI-II
and upon reaching the destination, the cell is read from the FDDI-II
cycle. However, the cell is not removed by the destination. Rather,
the cell is passed on to the next downstream station to finally return
to the source station. It is at the source where the cell is set back to
IDLE, thus making it available to the immediate downstream station.

3.5 Analysis of the Two-Tiered Access Protocol
The two-tiered arbitration/access protocol for the A im cells embed
ded in FDDI-II cycle has been fully described. In this section, the
protocol is analysed to produce a simplified series of equations
which describe particular operational characteristics. However, it is
pertinent at this point to review the existing literature which dis
cusses and analyses slotted rings.

3.5.1 Existing Slotted Ring Analyses
For this thesis, it is desirable to generate a series of simple equations
which allow the operational characteristics of a slotted to be calcu-
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1cited quickly and easily. This analysis will be used, in conjuction
with the simulation results in Section 3.6, to assist in the dimen
sioning of the buffer requirements for the A-MAC device and to
acquire a general picture of the two-tiered protocol in operation.
The volume of literature on ring networks is not nearly as large as
that on bus networks [King 87]. The Cambridge Ring, the most nota
ble slotted ring architecture, has been described but not extensively
studied in terms of performance [Needham 79]. In reviewing the lit
erature on slotted rings, it was found that the majority of work con
centrated on a specific area of operation (making the results too
narrow to be applicable for general use) or undertook analyses based
on several simplifying assumptions.
Several works which relate to slotted ring analysis are now dis
cussed in chronological order of publication. The major contribu
tions of each are summarised and the applicability of the results to
this thesis will be identified.
• [Hayes 71] was one of the earliest publications to develop a math
ematical model of a slotted ring. The more notable equations pre
sented are (i) the rate of cells generated at a single source station
and (ii) the average busy and idle time of the ring as seen by a sta
tion. The assumptions made by the author result in that these
equations are only applicable when the cells are relatively short (a
few bytes) and a low ring utilisation is observed.
This publication also determines an expression for transfer delay.
This is defined as the mean time of a packet arriving at a station
and being queued for transmission onto the slotted ring to final
delivery to the destination station. The transfer delay calculation
is investigated by the author using two approaches. The first is
suitable only at low utilisations, whilst the second is quite compli
cated and assumes a constant bit rate source transmitting onto
the ring. Neither of these approaches are suitable for analysis of
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the A-MAC two-tiered protocol because medium to high utilisa
tions are ignored and bursty packet sources are not treated.
• [Bux 81] provides an approximate analysis to determine the aver
age cell service time and the mean transfer time. Unfortunately,
the analysis is only suitable for a slotted ring which carries one
slot. Further, the author states that extending the analysis to
multiple slots significantly increases the complexity of the analy
sis.
• [Loucks 85] defines the utilisation of a slotted ring to be the
number of BUSY slots to the total number of slots [BUSY + IDLE).
This definition is used in Section 3.6 when a the slotted ring is
simulated. The term utilisation can sometimes be used to repre
sent the ratio of useful traffic to total traffic carried on a channel.
In this thesis, utilisation is defined in the same manner as in
[Loucks 85] and is interchangeably referred to as slot occupancy.
• [King 87] defines the time for a bit to complete a ring round-trip as
the sum of the propagation time for the entire link length and the
time that bit spends in each station. This quantity is referred to as
the walk time in some publications and is used in Section 3.5.2 in
determining the latency experienced by a slot on the slotted ring.
• [Zafirovic-Vukotic 88] presents a simple model of the load a sta
tion applies to a slotted ring. Each packet arriving at a station is
divided into a number of fixed sized mini-packets and is queued
for transmission onto a slotted ring. This model defines the sta
tion load applied to the ring in terms of the packet arrival rate, the
expected number of fixed-sized cells derived from a packet and
length of a cell. A modified form of the model presented is used in
the analysis section (Section 3.5.2 and Section 3.5.3) of this the
sis.
• [Bhuyan 89] derives an expression for the utilisation for a slotted
ring containing multiple slots. The derivation of the expression
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assumes the delay experienced by a bit from entering a station to
leaving a station is zero. The expression derived for utilisation in
this thesis in Section 3.5.2 and Section 3.5.3 is similar in form to
that found in this publication. The difference occurs in the inclu
sion of station delay in the model presented in this thesis.

3.5.2 Generic Analysis of the Protocol
In this section, a generic model of the slotted ring will be developed.
The goal is to derive an expression for the ring utilisation in terms of
the applied load by the stations and the available load of the cycle
with embedded slots. The mathematical model which is used to
describe the A-MACs transmitting ATM cells into the isochronous
part of the FDDI-II cycle is shown in Figure 3.8.

Figure 3.8 Generic Model to Describe the A-MACs Transmitting
ATM Cells onto the FDDI-II Ring.

The symbols which are used in the following analysis of the slotted
ring are defined as follows:
•

N

- The number of slots within the cycle. One slot holds one

ATM cell including a token.
•

s
ring.

- The number of (equally spaced) stations connected to the
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- The time between a byte entering a station and when it

finally leaves that same station. This is internal station delay and
is measured in seconds.
•

c

- The time a station takes to transmit a complete cycle to the

ring (sec).
•

L - The length of the ring (km).

•

R

•

- The propagational speed of the ring (sec/km).

X.. - The load applied (in cells/sec) by the jth A-MAC in the ith
y

station.
•

X^ - The load applied to the ring (in cells/sec) by the ith station.
This is accumulated load of all of the A-MACs in the station.

•

Xrp - The combined load applied to the ring (in cells/sec) by adl S
stations.

•
•

[Lrp - The total available ring bandwidth (in cells/sec).
U - The utilisation of the ring. This is defined to be the ratio of
the applied load to the ring (in cells/sec) to the offered load (in
cells/sec).

The first characteristic to examine is the load applied by a station
(measured in cells/sec) to the ring. This is the sum of the individu
ally applied loads of each A-MAC connected to that station. That is

X.

Ni
=

X

Xij

(Eqn 3.1)

j= l
where IV. is the number of A-MACs in the ith station.
The total load (in cells/sec) applied to the ring by all of the station is
the sum of the individual station loads
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S
xT =

£

x.

(Eqn 3.2)

i= 1
where S is the number of stations connected to the ring.
By substituting Equation 3.1 into Equation 3.2, the total load
applied to the ring (in cells/sec) in terms of the individual A-MAC
loads is thus given by
S

N.
(Eqn 3.3)

i= lj= 1

Equation 3.3 represents the total combined applied load to the ring.
To determine the ring utilisation, the available ring bandwidth must
be calculated.
The delay incurred by circulating the ring once (typically known as
the walk time) is the accumulation of three variables:
1. The delay each station imposes through buffering and copying of
data.
2. The delay incurred in physically transmitting the data onto the
ring. This occurs at each station.
3. The time required to travel along the link length, without stations
(i.e., an empty ring). This delay is the product of the propagation
speed of the link (in sec/km) and the length of the link.
Therefore, the round trip delay experienced by the cycle is

C y c l e D e l a y = ( S x D ) + ( S x C ) + (JRxL)

(Eqn 3.4)

The rate at which the cycle circulates the ring is the reciprocal of the
cycle delay. Thus

Cycle Rate =

1
S (D + C) + R L

(Eqn 3.5)
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If the number of slots (ATM cells) in the cycle is denoted by N, the
cell rate can be expressed in terms of Equation 3.5 by

(Eqn 3.6)

S (D + C )+ R L

Equation 3.6 represents the total available cell rate of the ring, in
cells/sec.
The ring utilisation can be defined to be the ratio of the load offered
to the ring by the accumulated station loads to the available slot rate
provided by the circulating cycle. Therefore

(Eqn 3.7)

which,

on

substituting

Equation 3.3

and

Equation 3.6

into

Equation 3.7 yields

(Eqn 3.8)

Equation 3.8 represents the ring’s utilisation. This equation does not
attempt to draw a distinction between the ratio of the useful traffic
carried to the total traffic carried in the cycle. Rather, it indicates
how much of the ring’s capacity is in use.

3.5.3 A Simplified Analysis of the Two-Tiered Access Protocol
The analysis in Section 3.5.2 provided a general solution for calcu
lating the ring utilisation based on expressions for station load and
slot rate. If each A-MAC is assumed to generate the same load,
instead of a unique one, the analysis may be further simplified.
Therefore, a symmetric, balanced ring is assumed for this section
and similar derivations are presented.
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Consider the load applied by each station connected to the ring.
Assume that each A-MAC individually applies a load of XA cells/sec.
The total load a station with A A-MACs applies to the ring is there
fore

Xi ~ AXA

(Eqn 3.9)

With S stations equally distributed around the ring, the total load
the combined stations drive onto the ring is given by

Xj* = SX£

(Eqn 3.10)

On substituting Equation 3.9 into Equation 3.10 yields

Xj, = S A X ^

(Eqn 3.11)

Equation 3.11 gives the total applied load (in cells/sec) to the ring
from S stations, each with A A-MACs.
The total available load is still the same as that given in
Equation 3.6. Hence, if Equation 3.11
Equation 3.6

(the

available

slot

(the applied load)

rate)

are

substituted

and
into

Equation 3.7 (the ring utilisation), the ring utilisation becomes

SAXa [S (D + C) +R L]
u =

“

jv

(Eqn 3-12>

which is simpler in comparison to Equation 3.8.
If Equation 3.12 is rearranged appropriately, the applied load (in
cells/sec) per A-MAC may be obtained for a given ring utilisation.

UN
A ~ S A [S (D + C) +RL]

(Eqn 3.13)

As an example of the application of these derived equations, consider
what load an A-MAC may apply to a ring, for a particular ring utili
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sation. Say the desired utilisation is 10%, with 10 stations with each
station containing 2 A-MACs and there are 5 slots within the cycle.
Furthermore, let the ring length be 100 m.
The other parameters which require specification are the station
delay, ring capacity and the propagation delay. Data for the first two
quantities may be taken from the AWANET-100 FDDI-II LAN im ple
mentation [AWADI 92]:
• station delay, D = 240 ns
• ring capacity, C = 125 jis
• propagation delay, R = 5 ps/km [Bux 81, Yamamoto 93a, Sibley
95] for optical fibre links
Using Equation 3.13 and the given data, the applied load per A-MAC
for a utilisation of 10% is

= 20 cells/sec

In keeping with the same initial data, if the slot occupancy is now
increased to say 65%, the applied load per A-MAC becomes
= 130 cells/sec

Slot reuse is the mechanism whereby a BUSY slot enters a station
and is due to be set to IDLE (regardless of source or destination
removal) and that same station may reuse the same slot. This was
discussed in Section 2.6 of Chapter 2 and was shown to result in
unfair ring hogging. Given that slot reuse in not implemented in this
protocol, a slot will visit (N + 1) stations in a source removal scheme
per slot transmission. That is, for every transmission of a slot,
intended to pass through only N stations, one more station is visited
to pass the IDLE slot downstream [Zafirovic-Vukotic 88]. Therefore,
the upper limit on slot utilisation can be specified by the ratio
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^max

S+l

utilisation

in

(Eqn 3.14)

Equation 3.12

with

that

in

Equation 3.14, the maximum applied load an A-MAC may deliver to
the ring is

"A

max

___________ N ___________
A ( S + 1) [S (D + C) +R L]

(Eqn 3.15)

For the previous specifications, the maximum slot occupancy is

U

max

= 91%

whilst the maximum A-MAC load is

X

= 181 cells/sec

max

3.6 Simulation of the Two-Tiered Access Protocol
Based on the analysis contained in Section 3.5, the two-tiered
access protocol appears functionally suitable for the asynchronous
service provided by the embedded ATM cells. However, it is neces
sary to quantify the performance of the protocol and obtain its oper
ating characteristics.

3.6.1 Simulation Model of the Two-Tiered Protocol Under OPNET
The network simulation package OPNET [OPNET 89] was chosen to
simulate a model of the two-tier protocol, operating within stations
connected around a slotted ring. This model represents several AMACs connected to several stations which comprise an FDDI-II LAN.
There are three sections to the model: network, node and process.
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Shown in Figure 3.9 is the network level model of a four station ring,
as described within OPNET.

-,

i-

H U3

0

HUB

1

HUB

3

HUB

2

3_0_

15.

Figure 3.9 Network Level Model used in OPNET for a Four Station
Ring.

Within each of stations HUB_0, HUB_1, HUB_2 and HUB_3 is an
underlying node model. Each node model comprises a transmitter,
receiver, multiple numbers of packet generators and a generic proc
ess model. The node model used in the network model of Figure 3.9
consists of five packet generators, each one functionally representing
an A-MAC device. The node model is shown in Figure 3.10.

Fibre_out

Fibre in

Figure 3.10 Node Level Model used in OPNET for a Four Station
Ring, each Station Containing Five A-MACs.
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The node level shown in Figure 3.10 comprises five packet genera
tors (AMAC1 through to AMAC5), a transmitter (Fibre_out), a
receiver (Fibre_in) and a generic process block (HUB).
The packet generators create packets of a specified length and rate
which are passed to the generic process block. The packets are seg
mented into cells and are queued for transmission. When a cell is
transmitted, it is removed from the queue and passed out of the sta
tion via the Fibre_out block. Cells are simulated to enter a station
from the FDDI-II ring from the Fibre_in block.
Within the generic process block a state machine process resides.
This state machine specifies the functional operation of the simula
tion by using a variant of the C programming language called proto
C.
The simulation state machine proto-C code in the generic process
block implements the following operations:
• reception of the FDDI-II cycle into the station,
• extraction and examination of each of the cycle’s relevant fields
(namely, the cycle sequence field and the embedded ATM cells
with tokens),
• determine each ATM cell’s availability (via examination o f each
cell’s BUSY/IDLE token bit),
• the Futurebus+ arbitration scheme, which provides distributed
arbitration between A-MACs within a station,
• setting a cell’s BUSY/IDLE bit to BUSY if an A-MAC transmits a
cell,
• resetting a cell’s BUSY /IDLE bit to IDLE if the cell originated from
an A-MAC in this station and finally
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• inserting the cell back into the relevant position of the FDDI-II
cycle and forwarding the cycle out to the next downstream sta
tion.
Each of these operations is performed within a separate state o f the
state machine in the generic process block (HUB) at the process level
of OPNET.
Further, to place the performance characteristics measured into per
spective, these results will be compared against another scheme.
The two-tiered protocol implements a BUSY/IDLE token bit per cell,
with source removal and no slot reuse. The results from the simula
tion of this protocol will be compared to a scheme which does allow
slot reuse. In effect, a slot reuse scheme is the ideal case for a simple
slotted ring with source removal in terms of slot occupancy.
Therefore, each graph of results will show the measurement of a par
ticular characteristic of the two-tiered protocol and the two-tiered
protocol allowing slot reuse.

3.6.2 Simulation Results of the Two-Tiered Protocol Under OPNET
3.6.2.1 Scenario One
The first scenario for the simulation of the two-tiered protocol com
prises a ring of four stations connected via optical fibre. The primary
parameters of the simulation are:
• STATIONS= 4; there are four stations equally spaced around the
ring.
• AMACS= 5; there are five A-MACs per station, each applying the
same load to the ring. The load each A-MAC generates is governed
by the poison distribution.
• CLOCK = 80 ns; each byte in the FDDI-II cycle is clocked into a
station at this rate. Clearly, 100 Mb/s yields 80 ns per byte.
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• STATION DELAY = 3 * CLOCK; the inherent hardware delay asso
ciated within a station. This is typically a small number of
CLOCKS [King 87, AWADI 92].
• RING LENGTH = 1 km; the overall length of the optical fibre link
ing all stations.
• RING DELAY = 5 ps * RING LENGTH; propagation delay for optical
fibre. This value is proportional to the ring’s length.
• SLOTS = 5; the number of ATM cells embedded within the iso
chronous bandwidth of the FDDI-II cycle.
Simulations were undertaken to measure the average buffer size and
average queuing delay associated with each of the two aforemen
tioned schemes, given the four station configuration. Figure 3.11
shows the performance of the two schemes when the buffer size per
A-MAC is measured (in ATM cells) over the full range of ring utilisa
tion.
Ring Utilisation vs. Buffer Size

Figure 3.11 Ring Utilisation vs. A-MAC Buffer Size (ATM Cells) for a
Four Station, Five-A-MACs per Station Ring.

Ring utilisation is defined to be the number of BUSY cells as a pro
portion of the total number of cells in the FDDI-II cycle at every sam-
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pie. The utilisation is measured every time the cycle passes through
the test station. In the case for a four station ring, the maximum uti
lisation is 80% as given by Equation 3.14.
Each simulation point on this graph (and all subsequent graphs) is
to within a 95% confidence interval. The graph for no slot reuse
shows the buffer size per A-MAC using the two-tiered protocol. The
graph for slot reuse shows buffer size per A-MAC when using the
two-tiered protocol allowing slot reuse.
Comparing the two-tiered protocol without slot reuse to that with
slot reuse shows that there is little difference between the two in a
small LAN at low utilisation. In fact there is little gain in buffer size
in using the slot reuse scheme.
In Figure 3.12, the average buffer delay over the full range of ring
utilisation is depicted. In this instance, the difference between the
two schemes becomes apparent at very high ring utilisation. For
example, at approximately 75% utilisation, the difference between
the respective buffer delays is almost a factor of two. At the lower
utilisations, however, this difference rapidly diminishes.
Ring Utilisation vs. Buffer Delay

Figure 3.12 Ring Utilisation vs. A-MAC Buffer Delay (ms) for a FourStation, Five-A-MAC per Station Ring.
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It is important to note that the delay at very low utilisation is 0.25
ms. This is exactly half the ring delay for this specific configuration.
The reason being is that for very low utilisations, the ATM cells in
the FDDI-II cycle will be IDLE most of the time. Therefore, when an
A-MAC wishes to transmit an ATM cell, more often than not, an
IDLE cell will be available when the FDDI-II cycle enters that AMAC’s station. On average, an A-MAC will have to wait for half a ring
delay for an IDLE cell and therefore the average waiting time per AMAC is half the ring delay at very low utilisations.

3.6.2.2 Scenario Two
The second scenario simulated under OPNET comprised a sixteen
station ring, again connected via optical fibre. Each of the stations
contains ten A-MACs, each transmitting the same average load of
ATM cells onto the ring.
As in Scenario One, the average A-MAC’s buffer size and delay will
be measured and both schemes compared. The parameters of
CLOCK, STATION DELAY, RING LENGTH, RING DELAY and SLOTS
are the same as specified in Scenario One. On the following page,
Figure 3.13 shows the simulation results for the average A-MAC
buffer size (in ATM cells) over the available ring utilisation.
The maximum ring utilisation for a sixteen station ring is 94%, as
given by Equation 3.14. As snown, there is negligible difference
between the two schemes. At low utilisations, the difference is
almost imperceivable. At higher utilisations, particularly towards the
maximum utilisation, the difference is minimal.
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Ring Utilisation vs. Buffer Size

Figure 3.13 Ring Utilisation vs. A-MAC Buffer Size (ATM Cells) for a
Sixteen-Station, Ten-A-MACs per Station Ring.

In Figure 3.14 the average buffer delay per A-MAC is shown for each
scheme, against ring utilisation.
Ring Utilisation vs. Buffer Delay

Figure 3.14 Ring Utilisation vs. A-MAC Buffer Delay (ms) for a Six
teen-Station, Ten-A-MACs per Station Ring.
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Again it can be seen that there is little difference between each of the
two schemes in terms of average buffer delay. Only at very high ring
utilisations does the difference become more noticeable.

3.6.2.3 Discussion of the Simulation Results
The simulation of the two scenarios produced results which showed
differences between the two schemes for the two-tiered access/arbitration protocol.
In the case of Scenario One (small network), the differences were
much more noticeable. The ability for an A-MAC to reuse ATM cells
proved to result in lower average buffer delays and buffer sizes, as
expected.
Scenario Two showed little difference between the two simulated
schemes. The reason is the larger network contained more stations
and more A-MACs than that in Scenario One. Consequently, when
the available ring bandwidth is divided amongst the total number of
A-MACs, there is a smaller proportion of bandwidth per A-MAC than
for the case in Scenario One.
These simulations were performed using a balanced slotted ring. In
the case of a single station monopolising the bandwidth, a signifi
cantly higher buffer size and delay will be expected.
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3.7 Conclusions
In this chapter, the A-MAC’s novel two-tiered access/arbitration pro
tocol has been analysed, developed and simulated.
The protocol was developed based on two concepts. The first is the
IEEE standardised Futurebus+ backplane arbitration scheme. The
second is the BUSY/IDLE bit scheme most notably used in the Cam
bridge Ring. Each concept was discussed and used to ultimately
develop the two-tiered protocol.
Analysis of the protocol yielded valuable information. The maximum
available ring bandwidth was initially determined which in turn
facilitated the calculation of a maximum applied cell load per A-MAC
per station.
Finally, a functioned simulation of the protocol was undertaken. Two
variants of the protocol were identified and discussed. The results of
the simulations of each of the variants in terms of average buffer size
and buffer delay indicate a small difference in performance, but not
necessarily a great one. It seems based on these results that the sim
plest solution be implemented because the nett gain in the better
performing variant is not a significant one.
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4. Review of A-MAC Related
Literature

“Any sufficiently advanced technology is indistinguishable from magic.”
- Arthur C. Clarke

4.1 Introduction
This chapter serves as a review of literature pertaining to the com
mon functionality of the A-MAC device. An overview of the A-MAC
architecture is first presented explaining each of the primary func
tional components. In addition, a detailed description of the environ
ment within which the A-MAC device has been designed to operate is
also presented.
Following the design overview is a survey of several architectures of
devices with similar functionality to the A-MAC. Each of the devices
will be fiinctionaly described and will be compared to the A-MAC
from an operational perspective. It is hoped that this survey will
bring to light any design shortcomings or restrictions which can be
avoided in the design of the A-MAC device.
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4.2 General Description of the A-MAC
The A-MAC device is an interface card which has been designed to
slot directly into an FDDI-II station. The diagram in Figure 4.1
shows the main functional blocks of the A-MAC and the external
devices with which the A-MAC interoperates.

Figure 4.1 A-MAC Block Diagram Showing the Interaction with Host
Processor and an FDDI-II Station.

The host motherboard passes AAL5 PDUs to the A-MAC via the host
interface. THe A-MAC uses a dedicated chip (SARA-S marketed by
[TranSwitch 94]) to segment the PDU into ATM cells. The segmented
cells are passed from the SARA-S to the Transmit block. Here the
cells are buffered in a FIFO-like fashion. The cells remain here until
a free ATM cell slot in the FDDI-II cycle is available. When a free slot
does become available, the ATM cell at the head of the buffer is
transmitted bytewise. The Transmit block also provides the A-MAC
an interface to the TDM Transmit Bus.
The Transmit block also implements

part of the two-tiered

access/arbitration protocol, described in Section 3.4, Chapter 3. The
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two-tiered protocol combines a BUSY/IDLE bit token per ATM cell
with a distributed Futurebus+ arbitration between A-MACs. The
Transmit block implements the former tier.
The BUSY/IDLE bit of each ATM cell in the PDDTII cycle must first
be checked to see if the cell is available (IDLE). If the cell is indeed
free, it is available to the A-MAC which won the Futurebus+ arbitra
tion (the second tier).
The Receive block interfaces the A-MAC to the TDM Receive Bus.
The ATM cells embedded in the FDDI-II cycle’s isochronous channel
are read in by the Receive block and are buffered in a FIFO manner.
The ATM cells which the A-MAC receives must be reassembled back
into the original AAL5 PDU. Again, a dedicated IC is used, (the
SARA-R, also marketed by TranSwitch [94]), to perform the reassem
bly function. Once an AAL5 PDU has been completely reassembled,
it is forwarded to the host motherboard to complete the connection.
The Receive block also observes the two-tiered protocol, albeit in a
reduced manner in comparison to the Transmit block. Only ATM
cells present in the FDDI-II cycle which have their BUSY/IDLE bits
set to BUSY are read in and buffered. There is obviously no point in
reading IDLE ATM cells. Further, as a result of implementing source
removal, an A-MAC is capable of deterministically identifying a cell it
previously sent on its return. Therefore, an A-MAC does not read its
own cells.
The host processor provides the A-MAC with the AAL5 PDU traffic.
As far as the A-MAC is concerned, the host processor comprises a
microprocessor and RAM. The microprocessor programs the SARA-S
and SARA-R during the initialisation of the A-MAC. The host RAM is
used by the SARA-S and SARA-R during the SAR phase. The host
processor interface in the A-MAC provides the necessary handshak
ing signals between the host processor and the A-MAC’s various
function blocks.
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4.3 A-MAC Operational Environment
FDDI-II is a 100 Mb/s optical fibre LAN, taking a closed-ring topol
ogy* UP to 500 stations may be connected around the ring, which
may extend up to 100 km in length [Ross 89, Kessler 91].
The cycle transmission structure for FDDI-II has been discussed
already in Section 2.3, Chapter 2 and how ATM cells are carried
within the FDDI-II cycle. Briefly restated, ATM cells are embedded
within the isochronous WBCs of the FDDI-II cycle, as shown in Fig
ure 2.18.
A typical FDDI-II configuration is shown in Figure 4.2.

The various users of the LAN gain access to the cycle via connection
to an FDDI-II station. The FDDI-II cycle circulates the fibre (ring),
passing from station to station. The FDDI-II ring is divided into an
integral number of 125 ps “windows” in which one FDDI-II cycle is
present.
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The structure of a hypothetical FDDI-II station, for which the A-MAC
has been designed, is shown in Figure 4.3.

Figure 4.3 Configuration of a FDDI-II Station.

Within the FDDI-II station, there are two Time Division Multiplexed
(TDM) backplanes (one to receive the isochronous channels and one
to transmit), an asynchronous bus and various “spare” lines for
future use. Each station requires a “Fibre Network Controller” (or
FNC) card and supports a large number of user applications cards.
When an FDDI-II cycle enters a station, the asynchronous and iso
chronous channels are separated onto two backplane systems. This
function is performed by the FNC. The FNC additionally extracts rel
evant timing information from the FDDI-II cycle header. The iso
chronous channels are placed onto the synchronous highway receive
bus and the asynchronous channel is placed onto the asynchronous
bus. Following some small internal hardware delay (typically hun
dreds of nanoseconds), any device wishing to transmit to the iso
chronous channels may do so by writing to the appropriate timeslot
on the synchronous highway transmit bus.
The FNC repackages all the information on the asynchronous bus
and the synchronous highway transmit bus back into the FDDI-II
cycle format and sends the cycle downstream to the next station.
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The application cards allow a user access to the FDDI-II cycle. For
example, Card ‘A ’ allows access only to the asynchronous channel;
card ‘B’ allows access only to the isochronous channels; whilst card
‘C’ allows access to both the asynchronous and isochronous chan
nels (the entire FDDI-II cycle).

4.4 Other ATM SAR Devices/Architectures
In this section, devices which implement a similar functionality to
the A-MAC will be presented and discussed. A general, functional
description of each device will be given and any shortcomings or
operational limitations will be identified. To establish a common
ground for comparison, each device provides as a minimum, Seg
mentation and Reassembly (SAR) functionality which is a major
function of the A-MAC.
In addition to the SAR component, each device provides other func
tions and specific end-system interfaces. This will be discussed with
respect to each device and contrast to the A-MAC, based on the gen
eral overview given in Section 4.3.
Each of the following subsections the title of the paper in which the
device was reported.

4.4.1 “Multiprotocol ATM/AAL Network Interface”
This device provides an AAL interface between a High Performance
Parallel Interface (HIPPI) module and a Synchronous Optical NET
work (SONET) cell stream interface [Johnston 93]. PDUs from the
HIPPI module are segmented into ATM cells. These cells are subse
quently inserted into an STS-3c (155.52 Mb/s) channel via the
SONET interface. In the reverse direction, ATM cells that are
extracted from the SONET stream are reassembled into the original
HIPPI PDU.
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It is claimed that this device supports both a Constant Bit Rate
(CBR) AAL Type 1 and a Variable Bit Rate (VBR) AAL Type 5 service.
Further, up to 1024 virtual connections may be established thereby
giving a total rate of 155.52 Mb/s (byte wide). However, experimental
results reported that only data PDUs were injected into the device
and not CBR traffic, thus insufficiently testing the CBR capability of
the device.
Figure 4.4 shows a functional block diagram of the Multiprotocol
ATM/AAL Network Interface.
to/from Message

Figure 4.4 Block Diagram of the Multiprotocol ATM/AAL Network
Interface.

The segmentation of HIPPI PDUs into ATM cells is performed by the
ATM/AAL transmitter block. Each PDU is allocated a reference
number which is used to index a Look-Up Table (LUT). The LUT
stores the specific information to be placed into the headers of the
pending ATM cells. Once a PDU has been segmented into ATM cells,
the cells are passed on to the SONET interface where they are
injected into the cell stream.
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Reassembly is performed by the ATM/AAL receiver block. ATM cells
received from the SONET stream are first “screened” based on the
cell VPI/VCI. ATM cells not destined for this interface are discarded.
The remaining cells are reassembled into the original PDU and
finally passed out via the HIPPI receiver interface.
The SAR functionality is implemented using Field Programmable
Gate Array (FPGA) technology. Channel signalling and connection
management is performed by an embedded controller. Associating
HIPPI PDUs with ATM cells is the responsibility of a Content
Addressable Memory (CAM) which maintains a dynamic LUT.
For both the transmitting and receiving of ATM cells, no provision is
made for the separation of the two AAL classes, (AAL Type 1 and AAL
Type 3/4). Both traffic streams are carried within the same memory
device (in this case, a FIFO). This can easily penalise time sensitive
cells (Type 1) when held up by other cells (Type 3/4) and is therefore
a major drawback of this section of the architecture.

4.4.2 “A Modular ATM Network Interface”
This architecture presented in [Leask 94] provides SAR functionality
based around the TranSwitch [TranSwitch 94] chipset SARA, as
used by the A-MAC. The top-level block diagram design is shown in
Figure 4.5.

Figure 4.5 Block Diagram of the Modular ATM Network Interface.

The AAL processor comprises the SARA-S and SARA-R chips and
working memory (Packet and Control memory) required by the SARA
chips during the SAR process. As explained in Section 4.2, the

Review of A-M AC Related Literature

78

SARA-S segments PDUs into ATM cells and the SARA-R reassembles
ATM cells into PDUs.
The interface controller provides several functions. Primarily, it acts
as am interface between the SARA chips and the host system bus. It
also manages access to the Packet/Control memories by the SARA
chips and the host system. The interface controller has been imple
mented within a large capacity FPGA.
To separate high bandwidth traffic such as video, a splitter is used.
All such incoming traffic is diverted away from the AAL processor by
a cell extractor. A cell merger is used to merge outgoing high band
width traffic with traffic from the AAL processor prior to being sent
out to the network. Both the cell extractor and cell merger are each
implemented on a large capacity FPGA.
Each of the ports to the network are essentially generic full duplex
FIFOs. Each FIFO contains the appropriate signalling/control sig
nals to insert and remove ATM cells from the FIFO.

4.4.3 “Economic Components of ATM-LANs”
The architecture which is described in [Bindrim 94] is shown in
Figure 4.6. This design utilises the SARA chipset which the A-MAC
uses to implement the SAR function.
The TAXI [AMD 92] chips are used to insert and extract ATM cells
from a TAXI byte stream. FIFOs are used to buffer the incoming and
outgoing ATM cells between the TAXI chips and the SARA chips. The
bus width for both incoming and outgoing ATM cells has been
designed to be 12 bits wide. The reason for this design decision was
not explained by the author. As a consequence, the atypical bus
width makes this device extremely difficult to interface width more
typical widths (such as 8 or 16 bits).
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Figure 4.6 Block Diagram of SARA S/R and TAXI Chip Architecture

The PDUs which the SARA chips segment and reassemble are
sourced from a microprocessor which is external to this architec
ture. An interface (presumably on the microprocessor board) is used
to pass PDUs between the SARA chips and the micrprocessor’s PDU
RAM.
This design is similar in principle to the A-MAC on a single device
basis. A microprocessor host sources PDUs to the device and ATM
cells are generated and injected into a byte stream. However, there is
no provision for multiple numbers of these devices to be connected
to a common backplane or station.

4.4.4 “Architecture of a Personal Computer Based ATM Terminal”
This application card described in [Nunes 94] interconnects a PC ISA
bus to a 2.048 Mb/s G.704 stream. A simplified block diagram is
shown in Figure 4.7.
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Figure 4.7 Block Diagram of a Personal Computer ATM Terminal

At the sending side of the terminal, the PC passes a block of data to
the send buffer via the ISA bus. This data is segmented into 48 byte
chunks by the AAL5/ATM module, suitable for ATM cells. Each cell
is inserted into the cell stream by the Transmission Convergence
(TC) module and adapted to the physical interface by the Physical
Medium (PM) module.
ATM cells received via the PM are forwarded to the TC module. It is
here that each cell is filtered using a Content Addressable Memory
(CAM) to translate the VPI/VCI of a cell into a channel identification
number. Unrecognised cells are discarded. Those cells which do
match a CAM entry are separated into either user or “Operations,
Administration and Management” (OAM) cells and are passed to the
ATM module. Each reassembled packet is delivered to the receive
buffer, to be removed by the PC at a later stage.
One major problem with this device is its throughput capability. The
card itself is limited to a total of 2.048 Mb/s simply because the cur
rently available ISA (and Extended ISA, or EISA) platforms cannot
support beyond this rate. In the event of connecting this card to a
higher speed backplane, the user is severely penalised.
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4.5 Conclusions
This chapter has presented an initial overview of the A-MAC design,
introducing the constituent functional blocks. The environment
within which the A-MAC device has been design to operate in has
also been described in detail.
A summary of several devices with similar functionality to the AMAC device followed. This provided insight for the design phase of
the A-MAC and highlighted potential shortfalls and limitations in
performance to be aware of.
The detailed design of the A-MAC device is the subject of the next
chapter.
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5. Detailed Functional
Description of the A-M AC

“A hunch is creativity trying to tell you something.”
- Frank Capra

5.1 Introduction
This chapter presents a detailed description of the hardware archi
tecture of the A-MAC. A block diagram of the A-MAC will initially be
presented to provide an overview of the chapter’s contents. Each
subsequent section will describe in detail one particular section of
the A-MAC. Throughout this chapter, it will be necessary to refer to
the appendices in relation to circuit schematics, timing diagrams of
critical sections and Programmable Logic Device (PLD) code.

5.2 Detailed Description of the A-MAC
The design of the A-MAC is a complex one, containing many sec
tions. In Section 5.3 through to Section 5.7, a detailed description of
each sections of the A-MAC device is presented. Each of the subse
quent sections refers to one part of the A-MAC device, as shown in
Figure 5.1.
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Host
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Figure 5.1 A-MAC Block Diagram Showing the Interaction with Host
Processor and an FDDI-II Station.

The A-MAC device has been designed to connect to an FDDI-II sta
tion which contains a transmit bus (TX) and a receive bus (RX)
which are Time Division Multiplex (TDM) in operation. It is from
these two buses that the ATM cells which are embedded within the
FDDI-II cycle are transceived. Section 5.3 describes the Synchro
nous Highway Interface which connects to the TX and RX buses and
transceives the bytes of the ATM cells in order.
The Segmentation and Reassembly (SAR) functionality is imple
mented by a dedicated SAR chipset and support circuitry and is dis
cussed in Section 5.4. The ATM cells received from the RX bus are
reassembled into the original Protocol Data Unit (PDU). A PDU
passed to the A-MAC is segmented into multiple ATM cells and
transmitted onto the TX bus. The segmentation of PDUs into ATM
cells is performed by the SARA-S and reassembly from ATM cells
into PDUs is performed by the SARA-R, both of which will be
described in the same section.
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Section 5.5 describes the Futurebus+ arbitration protocol which is
responsible for arbitrating between A-MACs within an FDDI-II sta
tion for transmission access to an ATM cell.
In Section 5.6, the details of the host processor interface are pre
sented. This section of the A-MAC provides a generic processor bus
interface which is used to pass PDUs to and from the A-MAC.
Finally, Section 5.7 details the required software which initialises
the A-MAC and provides operational information. This software is
executed on an external host, typically the same host which is creat
ing the PDUs to be segmented by the A-MAC.

5.3 The Synchronous Highway Interface (SHI)
The SHI allows the A-MAC to transmit and receive ATM cells which
are embedded within the isochronous bandwidth of the FDDI-II
cycle. As described in Section 4.3 of Chapter 4, when the FDDI-II
cycle enters a station, the asynchronous and isochronous bandwidths are separated. The isochronous bandwidth is copied onto a
TDM bus which includes the embedded ATM cells. A block diagram
of the SHI is shown in Figure 5.2.
Segmented ATM cells

ATM cells departing
for the TDM
transmit backplane

Programmed by the

ATM cells passed

ATM cells arriving
from the TDM
receive backplane

Figure 5.2 Block Diagram of the Synchronous Highway Interface.
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The ATM cells embedded within the isochronous part of the FDDI-II
cycle are allocated in the hybrid horizontal/vertical fashion, as
shown in Figure 2.18. This is in contrast to vertical allocation
(Figure 2.16) and horizontal allocation (Figure 2.17). How the ATM
cells are allocated within the FDDI-II cycle strongly influences the
method used to transmit and receive the cells. For example, if the
cells are allocated horizontally, a simple FIFO mechanism would be
more than suitable. The reason being is all of the bytes of a particu
lar cell are completely transmitted/received before the next cell com
mences transmission/reception. Therefore, this mechanism by its
very nature operates on ‘per-cell’ basis.
However, vertically allocating ATM cells in the FDDI-II cycle results
in the bytes of the cells being interleaved. Therefore, it is quite possi
ble for two or more cells to be simultaneously undergoing transmis
sion/reception. Hence, the simple FIFO solution used for the
horizontal allocation case is not applicable here.
The solution developed in thesis operates on a “per-byte” basis. Each
of the transmission and reception functions of the SHI use a sepa
rate Cell Store and Pointer Store. The Cell Store is used to buffer the
flow of ATM cells between the synchronous highway (TX bus and RX
bus) and the SAR section. The Pointer Store holds pointers to the
ATM cells buffered in the Cell Store. These pointers only point to
cells which are currently undergoing transmission/reception in the
current FDDI-II cycle. That is, the Transmit Cell Store may contain
several cells, but only two may be undergoing transmission and so
only two pointers would be “active” in the Transmit Pointer Store.
The purpose of the Control Word Store is to provide control/information signals to the rest of the SHI. It is implemented using Dual Port
RAM (DPRAM), latches and Programmable Array Logic (PAL) devices.
The Control Word Store provides a data word (16 bits) of information
for every byte of the FDDI-II cycle. For example, when a byte is
clocked into a station, an A-MAC can use the Control Word Store
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information to determine if that byte belongs to an ATM cell or is
part of an isochronous or asynchronous channel. Other information
is provided by the Control Word Store and will be discussed later.
The host processor initially provides all the information to the Con
trol Word Store when the A-MAC undergoes a system reset or initial
isation.
The Control Word Store will now be described in detail, followed by
the Cell Store/Pointer Store of the SHI Transmit and finally the Cell
Store/Pointer Store of the SHI Receive.

5.3.1 Control Word Store
The Control Word Store provides the rest of the functional blocks of
the SHI (the Cell Store Transmit, Pointer Store Transmit, Cell Store
Receive and Pointer Store Receive) with control and information sig
nals. For eveiy byte of the FDDI-II cycle clocked into a station, a cor
responding data word of 16 bits is provided by the Control Word
Store. This provides information about each byte within the FDDI-II
cycle (100 Mb/s) thereby facilitating full acces to it. This is signifi
cant because from the outset of the design of the A-MAC, it has been
a primary goal to provide a high-speed and high bandwidth device.
[Ramakrishnan 93] states that throughput to the user has not
increased nearly as rapidly as link bandwidth has. Further, [Clark
90] reports that network I/O is the bottleneck in getting information
to the user. Many of the devices review in Chapter 4 had limited
throughput capability. Therefore, a design decision which provides
higher bandwidth to the user can only benefit the user and make the
A-MAC a more useful device.
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The format of the Control Word is shown in Figure 5.3.
ATM

START

END

TR A N S M IT

1 bit

1 bit

1 bit

1 bit

CE LL
N U M BER

BYTE
N U M BER

CYC LE S E Q U E N C E

5 bits

6 bits

1 bit

Figure 5.3 Format of the Control Word generated by the Control
Word Store of the Synchronous Highway Interface.

The purpose of each field in the Control Word is as follows.
• ATM - this indicates whether the current byte of the FDDI-II cycle
is part of an ATM cell. When it is not, the byte is either part of the
isochronous or asynchronous channels, or part of the FDDI-II
cycle header.
• START - this indicates that the current byte of the FDDI-II cycle is
the first byte of an ATM cell. This bit is only valid if the ATM bit is
valid.
• END - this indicates that the current byte of the FDDI-II cycle is
the last byte of an ATM cell. This bit is only valid if the ATM bit is
valid.
• TRANSMIT - this indicates that the current ATM cell was sent in
the previous FDDI-II cycle. This bit is only valid if the ATM bit and
the START bit are valid.
• CELL NUMBER - this is the number of the ATM cell in the FDDI-II
cycle. As discussed in Section 2.5.3 of Chapter 2, there can be up
to 28 ATM cells embedded within the FDDI-II cycle. Therefore,
CELL NUMBER ranges between 1 and 28. This number is only
valid if the ATM bit is valid.
• BYTE NUMBER - this is the byte number of the current ATM cell.
It ranges from 0 to 53. That is, a standard 53 byte cell, with one
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appended byte (for the BUSY/IDLE token). This number is only
valid if the ATM bit is valid.
• CYCLE SEQUENCE - this bit indicates when a new FDDI-II cycle
has entered a station. It provides a periodical reset/synchronisation feature for the A-MAC.
The Control Word Store has been designed using DPRAM, latches
and PAL components. A simplified functional block diagram is
shown in Figure 5.4.
Programmed by the
host motherboard

blocks of the Synchronous
Highway Interface.
Figure 5.4 Generation of the Control Word for the Synchronous
Highway Interface.

The host motherboard writes ail of the information into the Control
Word Store during the initialisation/reset phase of the A-MAC. The
Control Word Store is implemented using two DPRAM modules of 8
kilobytes by 8 bits, yielding a 16 bit Control Word. The FDDI-II cycle
contains 1563 bytes, from beginning to end, therefore 1563 separate
Control Words are required, one to describe each byte in the FDDI-II
cycle. Very high speed devices have been used within the design of
the SHI and so the DPRAM selected for the Control Word Store has a
15 ns maximum access time.
The address presented to the Control Word Store is directly related
to the byte position within the FDDI-II cycle. For instance, to retrieve
the Control Word for byte #34 of the FDDI-II cycle, ‘#34’ would be
placed on the address lines of the Control Word Store DPRAM and a
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read operation would be initiated. To correctly retrieve the Control
Words in sequence, a counter is used to drive the address bus of the
Control Word Store DPRAM. When a new FDDI-II cycle enters a sta
tion, the counter is reset to zero. When the counter is reset to zero,
the first Control Word which corresponds to the first byte of the
FDDI-II cycle is retrieved, thus synchronising each A-MAC to the
incoming FDDI-II cycle.
The clock used to synchronise the bytes of the FDDI-II cycle entering
and leaving a station is also fed to all interface cards within the sta
tion (including A-MAC devices). This clock signal, referred to as
LOCAL_BCLK, must be used by each interface card which wishes to
transmit/receive bytes of the FDDI-II cycle. Therefore, LOCAL_BLCK
is used to clock the counter used in generating the address for the
Control Word Store.
Once a new Control Word is read from the DPRAM, it is latched and
provided to the remainder of the SHI functional blocks. The period of
LOCAJL_BCLK is 80 ns and so every 80 ns a new Control Word is
retrieved and latched. Figure 5.5 shows the timing relationship
between the FDDI-II cycle, the Control Word and the remainder of
the SHI which utilises the Control Word.
Byte ‘n +T of the
Byte ‘n -1 ’ of the
Byte ‘n’ of the
FDDI-II cycle received FDDI-II cycle received^ FDDI-II cycle received
Control Word ‘n - 1 ’
generated
LO C A L_BC LK
(12.5 MHz)

'

Control Word ‘n’
generated

/

Control Word ‘n - V
used by the SHI
Byte ‘n + V of the FDDI-II
cycle processed

Control Word ‘n + T
generated

] —

Control Word ‘n’
used by the SHI

\
Control Word
‘n + T
used by the
SHI

Byte ‘n’ of the FDDI-II Byte ‘n +T of
cycle processed
the FDDI-II
cycle
processed

Figure 5.5 Timing Relationship Between the FDDI-II Cycle, the Con
trol Word Store and the Synchronous Highway Interface.
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From Figure 5.5, both a new Control Word and byte from the FDDI-II
cycle appear on the rising edge of LOCAL_BCLK. However, both are
delayed by half a clock cycle (40 ns) before being passed on to the
remainder of the SHI. The half cycle delay provides sufficient time for
the remainder of the SHI to respond to the Control Word.
For any Control Word, the SHI only has an 80 ns window to respond
to the contents of the Control Word and process the current byte of
the FDDI-II cycle accordingly. When a new Control Word is retrieved,
the old one no longer exists and so a byte of the FDDI-II cycle must
be completely dealt with within 80 ns.
The schematic design of the Control Word Store for the SHI is shown
in Appendix A, Sheet 5. On this sheet is the DPRAM (D120 and
D121) used to store the Control Words and latches which buffer the
Control Words between cycles of LOCAL_BCLK. Two PALs have been
used to provide two functions: control logic (D106) and an address
counter (D131).
The control logic provides the necessary enable signals for the
DPRAM and latches within this section. These signals include out
put enables, read/write lines and gated clock signals. The PAL code
for (D106) is located in Appendix C.1.9. The address counter imple
mented in the (D131) device provides the address for the DPRAM
Control

Word

Store,

with

the

corresponding

PAL

code

in

Appendix C. 1.10. Using a device such as a PAL to implement the
counter and control signals allows a great amount of flexibility. For
instance, signals can be driven on alternate edges of a clock (or other
conditions) simply by changing the PAL code - no hardware change
is required. The counter which is used to count through the bytes of
the FDDI-II cycle can be altered to count through any number of
bytes for any other regular timeslot byte stream (such as SONET).
The Control Word is used primarily within the remainder of the SHI
and will therefore be discussed later. However, the TRANSMIT bit is
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used within the Control Word section and its role will now be dis
cussed.
When an A-MAC transmits an ATM cell into the FDDI-II cycle, it does
so by transmitting the first byte of the cell first, followed by the
remaining bytes of the cell in sequence. The first byte of the cell con
tains the BUSY/IDLE bit. When the source transmits the cell, the
BUSY/IDLE bit is set to BUSY. The remaining bytes of the cell com
prise the ATM cell header and ATM cell payload. Within the header
are two fields: the Virtual Path Identifier (VPI) and Virtual Circuit
Identifier (VCI). These fields uniquely identify the channel over which
the cell is transmitted. Hence, the A-MAC which receives the ATM
cell uses the VPI/VCI to identify and hence accept or reject the cell.
When the ATM cell returns to the source, the source must set the
BUSY/IDLE bit to IDLE (so as to free the cell). However, a problem
arises when the source has to identify cells which it sent. Say, for
example, the first byte of an ATM cell enters the station and the cell
was transmitted by an A-MAC within this station. All of the A-MACs
read the BUSY/IDLE bit and observe the cell is BUSY. Some small
time delay later, (typically hundreds of nanoseconds), that byte is
clocked out of the station and sent downstream to the next station.
At this stage none of the A-MACs know the cell’s VPI/VCI. When the
VPI/VCI of the cell is eventually clocked into the station, the source
A-MAC realises that it transmitted the cell and must now set the
BUSY/IDLE bit back to IDLE.
Unfortunately, the byte which contains the BUSY/IDLE bit is now
downstream. It is this problem for which the TRANSMIT bit of the
Control Word is required and operates as follows. When an A-MAC is
going to transmit an ATM cell, the first byte transmitted is the byte
containing the BUSY/IDLE bit. At the same time, the corresponding
Control Word is loaded from the Control Word Store. When the byte
of the ATM cell is transmitted, the A-MAC also sets the TRANSMIT
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bit in the Control Word to one, (refer to Figure 5.3) and writes the
Control Word back to the Control Word Store.
When the ATM cell returns to the source, the BUSY/IDLE bit will be
BUSY and the TRANSMIT bit in the Control Word will be one. This
will tell the A-MAC that it sent the current ATM cell and that it
should now be set free (IDLE). Therefore, the A-MAC sets the
BUSY/IDLE bit in the cell to IDLE and the TRANSMIT bit in the Con
trol Word back to zero.
This mechanism will only operate properly if there is only one FDDIII cycle active at a time. If, however, multiple cycles are implemented
in a particular FDDI-II LAN, multiple ‘versions’ of Control Words will
need to be provided. In this case, the Control Words will have to be
correctly sequenced with the multiple cycles.
Timing diagrams and timing data for the Control Word show the
operation

of setting the TRANSMIT bit

(Appendix B. 1.1

and

Appendix B. 1.2, respectively) and resetting the TRANSMIT bit
(Appendix B. 1.3 and Appendix B. 1.4, respectively).

5.3.2 Cell Store/Pointer Store of the SHI Transmit
The Cell Store Transmit holds the ATM cells currently waiting to be
transmitted into the FDDI-II cycle. It is implemented using DPRAM,
latches (which hold addresses/data) and four PAL devices. The
Pointer Store Transmit comprises single-port Static RAM (SRAM),
latches and two PALs. The Cell Store Transmit and Pointer Store
Transmit

schematics

are

shown

in

Appendix A. 1.6

and

Appendix A. 1.7, respectively. A block diagram of how the Cell Store
Transmit and Pointer Store Transmit function and interact is shown
in Figure 5.6.
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ATM cells arriving
from the SARA-S

Byte of an ATM cell
(to be transmitted onto
the TDM backplane)
Figure 5.6 Interoperation of the Cell Store and Pointer Store of the
Synchronous Highway Interface Transmit.

5.3.2.1 Cell Store Transmit
The SARA-S segments AAL5 PDUs into ATM cells and passes those
cells to the Cell Store Transmit. When an ATM cell has been gener
ated, the SARA-S initiates a handshaking sequence to allow an
external device to read the ATM cell from the SARA-S. The SARA-S
clocks out the ATM cells to allow the cell to be written simply and
directly into a FIFO.
Rather than using a FIFO for the Cell Store, DPRAM (device D54)
has been chosen for two important reasons. Firstly, a FIFO by its
very nature, will not allow the bytes of cells to be read “out of
sequence”. This function is necessary because the bytes of the ATM
cells within the FDDI-II cycle are interleaved. Therefore, to read the
bytes of multiple ATM cells non-contiguously, a FIFO is clearly
unsuitable.
The second reason for using DPRAM is to allow for “near simultane
ous I/O”. ATM cells can be written into the DPRAM by the SARA-S
and at the same time other cells may be read out from the DPRAM to
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be transmitted. However, a simultaneous read/write may not occur
at the same memoiy location (the same byte of a cell). The memory
structure for the Cell Store Transmit is shown in Figure 5.7.
Cell Store Transmit DPRAM

0 ATM cell
Ö ATM cell
Cell Store Transmit
pointer
(read cells out)

First memory location

ATM cell
ATM cell
ATM cell

SARA-S pointer
(write cells in)

ATM cell
ATM cell

I

ATM cell

Last memory location

Figure 5.7 Memory Structure of the Cell Store Transmit Dual Port
RAM.

As can be seen, the ATM cells are written into the Cell Store Trans
mit at the location pointed to by the “SARA-S pointer”. Cells are read
from the location pointed to by the “Cell Store Transmit pointer”. The
memory structure is implemented in the form of a circular buffer (or
circular linked list). When either pointer points to the last cell, the
pointer will wrap back around to the first cell, when incremented.
The format of each entry in the Cell Store Transmit is shown in
Figure 5.8.
Semaphore
Bit
1 byte

Standard ATM Cell
53 bytes

Figure 5.8 Format of the ATM Cells Store Transmit Within the Cell
Store Transmit (and the Cell Store Receive).

Each ATM cell buffered within the Cell Store Transmit is prepended
with a control byte containing a semaphore bit. When an ATM cell is
generated by the SARA-S, the control byte is appended to the cell
prior to writing it into the Cell Store Transmit. The semaphore bit is
set to one at this point. This indicates that an ATM cell is present
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and waiting to be transmitted into the FDDI-II cycle. The remainder
o f the ATM cell is then written into the Cell Store Transmit.
When the ATM cell is to be read out, the interface circuitry o f the
Cell Store Transmit first checks the semaphore bit. If the bit is set to
one, the cell is read out and transmitted (assuming access to the
FDDI-II cycle has been granted). When the complete cell has been
read from the Cell Store Transmit, the semaphore bit is reset back to
zero. This allows the SARA-S to reuse this memory location for
another cell.
O f the four PALs contained within the Cell Store Transmit circuitry,
their functionality is divided as follows:
• D108 and D109

(PAL code located in Appendix C. 1.5 and

Appendix C. 1.6, respectively) provide Boolean logic which cor
rectly drives the remaining circuitry of the Cell Store. The Boolean
logic is driven by the Control Word.
• D133 (PAL code in Appendix C. 1.8) implements a comparator
which is used to determine when the last address in the Cell Store
has been reached. A flag is set when this condition occurs, result
ing in the “wrap-around” of the read or write pointer.
• D128 (PAL code in Appendix C. 1.7) generates the next cell
address in the Cell Store after a cell has been transmitted. The
current address is added to 54 (the cell length) which effectively
“moves” the pointer along. In the case when the cell is the last in
the Cell Store, D133 indicates this and the pointer is reset to the
first cell.
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5.3.2.2 Pointer Store Transmit
The internai memoiy structure for the Pointer Store Transmit is
shown in Figure 5.9.
Pointer Store Transmit (SRAM)

i
i
1
i
E
i

Pointer
Pointer
Pointer
Pointer
Pointer
Pointer

M Pointer
M Pointer
Address (from the
Cell Number of the
Control Word)

_t

t

Data: semaphore
and address for
the Cell Store

Figure 5.9 Format of the Address Pointers and Semaphores within
the Pointer Store Transmit (and Pointer Store Receive).

There is an entry in the Pointer Store Transmit allocated for each cell
present in the FDDI-II cycle. However, an entry is only used if a cell
is being transmitted at that time. The format of each Pointer Store
Transmit entry is shown in Figure 5.10.
Semaphore
Bit
^

Pointer to Start of Cell in Cell Store

__ w ^ ______________________________________________________________________ w

1 bit

-------

15 bits

Figure 5.10 Format of Each Entry Within the Pointer Store Transmit
(and the Pointer Store Receive).

Each entry in the Pointer Store Transmit contains a semaphore bit
and a pointer to the start of the cells in the Cell Store Transmit. The
semaphore bit shown in Figure 5.10 is not the same as the sema
phore bit shown in Figure 5.8. The Pointer Store Transmit is used to
temporarily hold the address of an ATM cell in the Cell Store Trans
mit undergoing transmission. When an ATM cell is to be transmit
ted, the cell at the ‘top’ of the Cell Store Transmit is selected. The
first byte of the cell is read from the Cell Store Transmit and written
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to the FDDI-II cycle. The next ATM cell in the Cell Store Transmit (if
there is one) becomes the new ‘top’ by moving the pointer ‘down’.
Consequently, the remaining bytes of the cell undergoing transmis
sion are no longer referenced. Therefore, some mechanism is
required to retain the addresses of the remaining bytes of the cell.
The solution implemented in this thesis utilises the Pointer Store
Transmit. When the first byte of a cell is transmitted, the address of
that byte in the Cell Store Transmit is written into the pointer field of
an entry in the Pointer Store Transmit. The semaphore bit of that
same entry in the Pointer Store Transmit is set to one. The address
of the entry in the Pointer Store Transmit corresponds to the CELL
NUMBER from the Control Word. The CELL NUMBER is the number
of the current cell within the FDDI-II cycle.
Say, for example, an ATM cell is at address #100 in the Cell Store
Transmit. That is, the first byte of the cell is at location #100, the
second byte is at address #101, etc. Further, say the cell we will
transmit into in the FDDI-II cycle is the fourth cell. That is, CELL
NUMBER = 4, as provided by the Control Word. Hence, the first byte
(BYTE NUMBER = 0) from location #100 is read from the Cell Store
Transmit and passed on to the synchronous highway and the next
ATM cell to be read starts at #(100 + 54) = #154 (one cell length
along). Additionally, at address #4 (CELL NUMBER) in the Pointer
Store Transmit, the semaphore bit is set to one and 100 is written to
the pointer field. The timing diagram and timing information for this
process is in Appendix B. 1.5 and Appendix B. 1.6, respectively.
When the time comes to transmit the second byte of the cell (and all
subsequent bytes), the CELL NUMBER will be the same since we are
transmitting into the same cell in the FDDI-II cycle. Therefore, the
CELL NUMBER is presented to the address bus of the Pointer Store
Transmit. After reading the contents of that memory location, the
semaphore bit is first checked to see if it is set to one. If it is, the
contents of the pointer field are added to the BYTE NUMBER from
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the Control Word. This gives the actual address in the Cell Store
Transmit of the byte to be read out and transmitted. If the sema
phore bit in the Pointer Store Transmit was not set to one, the
address is ignored and no action is taken.
Continuing on from the example, assume that we are now transmit
ting the second byte of the cell, that is, BYTE NUMBER = 1. The
address bus of the Pointer Store Transmit is presented with #4
(CELL NUMBER) and the semaphore and pointer fields are read. If
the semaphore is set to one (which it is), the pointer (#100) is subse
quently added to the BYTE NUMBER (1) to generate the address of
the second byte of the cell in the Cell Store Transmit. That is, the
second byte is located at #(100 + 1) = #101 in the Cell Store Trans
mit. The byte is then read from the Cell Store Transmit and passed
on to the synchronous highway. This process is shown in the timing
diagram and timing information located in Appendix B. 1.7 and
Appendix B. 1.8, respectively.
When the last byte of a cell is to be transmitted, the same procedure
of interrogating the semaphore bit of the Pointer Store Transmit
takes place. If the semaphore bit is set to one, the address in the
pointer field is added to the BYTE NUMBER (from the Control Word),
yielding the byte’s actual position within the Cell Store Transmit. In
addition, however, two other tasks are required. The first is clearing
the semaphore bit in the Pointer Store Transmit to zero, in effect ini
tialising this location. Second and equally important, is setting to
zero the semaphore bit in the Cell Store Transmit. This allows the
SARA-S to write a new cell into this memory location.
Concluding this example, the last byte of a cell corresponds to BYTE
NUMBER = 53. As from before, the CELL NUMBER = 4. Therefore #4
is presented to the Pointer Store Transmit address bus and the con
tents are read. If the semaphore bit is set (which it is), the value in
the pointer field (#100) is added to the BYTE NUMBER (53). This
results in the actual address of the last byte of the cell in the Cell
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Store Transmit, namely #(100 + 53) = #153. The timing diagram and
timing information for this section is shown in Appendix B.1.9 and
Appendix B. 1.10, respectively.
The semaphore for the cell in the Cell Store Transmit and the sema
phore in the Pointer Store Transmit must be reset to zero. Therefore,
at address #100 in the Cell Store Transmit, the semaphore bit is set
to zero and at address #4 (CELL NUMBER) in the Pointer Store
Transmit, the semaphore bit is also set to zero. Resetting the sema
phore bit in the Cell Store Transmit informs the SARA-S that it may
reuse this area of memory for another cell. Resetting the semaphore
bit in the Pointer Store Transmit is necessary because during a later
FDDI-II cycle, the same location may be checked. If the semaphore
bit is set (from a previous transmission), the Cell Store Transmit will
be unnecessarily read and the byte may be unnecessarily written to
the FDDI-II cycle, corrupting the data which is being written by the
“legal” A-MAC.
There are only two PALs contained within the Pointer Store Transmit
circuitry and operate as follows:
• D i l l (PAL code located in Appendix C. 1.14) generates control sig
nals which sequence the devices (SRAM and latches) of the
Pointer Store Transmit. All of the control signals are driven from
the Control Word.
• D125 (code contained in Appendix C .l. 15) implements an adder
which to provide the address of a byte of an ATM cell within the
Cell Store Transmit. This PAL takes the base address of the cell
from the Pointer Store and adds to it the CELL NUMBER from the
Control Word.
The entire transmission process, including the interaction between
the Cell Store Transmit and the Pointer Store Transmit is shown in
the flow diagram in Figure 5.11.
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Figure 5.11 Flow Diagram of the Transmission of a Complete ATM Cell Showing the Func
tional Interaction Between the Cell Store Transmit and the Pointer Store Transmit.
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5.3.3 Cell Store/Pointer Store of the SHI Receive
The Cell Store Receive and Pointer Store Receive functions of the
Synchronous Highway Interface in Figure 5.2 are similar to the Cell
Store Transmit and Pointer Store Transmit functions. Therefore, the
treatment in this subsection will not be as verbose as the previous.
The Cell Store Receive schematic, shown in Figure A. 1.8, comprises
DPRAM, latches and three PALs. The Pointer Store Receive contains
SRAM, latches and two PALs. The corresponding schematic for this
section is shown in Appendix A. 1.9. Each section will now be dis
cussed in detail.

5.3.3.1 Cell Store Receive
The Cell Store Receive temporarily buffers ATM cells which are cur
rently being received from the FDDI-II cycle. The Pointer Store
Receive is used to temporarily recall the memory locations of the
cells buffered in the Cell Store Receive. Figure 5.12 shows the Cell
Store Receive and Pointer Store Receive block diagram functions.
ATM cells read out
by the SARA-R

Figure 5.12 Interoperation of the Cell Store and Pointer Store of the
Synchronous Highway Interface Receive.

ATM cells arrive at the A-MAC via the RX bus on a per-byte basis.
When the first byte of an ATM cell arrives, the Cell Store Receive is
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first checked to see if there is sufficient capacity to accept the cell. If
the Cell Store Receive is full, the cell is not read in. If there is space,
the cell is written to the Cell Store Receive at the next available loca
tion. The address of this location is also written to the Pointer Store
Receive so that future bytes of this same cell can retrieve the address
and use it to determine the appropriate memory location in the Cell
Store Receive. The memory structure for the Cell Store Receive is
shown in Figure 5.13.
Cell Store Receive (DPRAM)

0 ATM cell

First memory location

ATM cell
Cell Store Receive
pointer
(write cells in)

ATM cell
ATM cell
ATM cell
ATM cell

SARA-R pointer-------- ► 0 ATM cell
(read cells out)
0 ATM cell

Last memory location

Figure 5.13 Memory Structure of the Cell Store Receive DPRAM.

As shown in Figure 5.13, ATM cells are written into the Cell Store
Receive at the location pointed to by the “Cell Store Receive pointer”.
Cells are read from the location pointed to by the “SARA-R pointer”.
The Cell Store Receive’s memory structure is implemented as a cir
cular buffer, identical to the Cell Store Transmit. Consequently, the
write and read pointers wrap around after the last cell. The format of
each entry in the Cell Store Receive is identical to the Cell Store
Transmit is shown in Figure 5.8.
The appended byte to each cell in the Cell Store Receive is contains a
semaphore. The semaphore bit is set to one by the circuitry writing
the cell into the Cell Store Receive indicating that an ATM cell is
present at this memory location. The SARA-R reads the cell out of
the Cell Store Receive (to commence reassembly) only after checking
to see that the cell’s semaphore bit was is set to one. Once the com-
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plete cell has been read out by the SARA-R, the semaphore bit for
that cell is set to zero. This allows the same memory area to be
reused by another cell.
The Cell Store Receive contains three PALs which implement the fol
lowing functions:
• D107 (PAL code located in Appendix C.1.2) provides the Boolean
control logic which correctly sequences the remainder of the Cell
Store Receive.
• D127 (code contained in Appendix C.1.3) increments the current
pointer which writes the ATM cells into the Cell Store Receive to
point to the next available cell space.
• D132 (code contained in Appendix C.1.4) implements a compara
tor function and indicates to the control PAL (D107) when the last
cell space in the Cell Store Receive has been reached. This in turn
results in the pointer being reset to the first cell space.

5.3.3.2 Pointer Store Receive
The Pointer Store Receive temporarily stores the address of an ATM
cell in the Cell Store Receive undergoing reception. When an ATM
cell from the FDDI-II cycle is to be received, the first available cell
space in the Cell Store Receive is selected. The first byte of the cell is
read from the RX bus and is written into the Cell Store Receive. The
address of this first byte of the cell in the Cell Store Receive is writ
ten into the Pointer Store Receive. In addition, the semaphore bit in
the Pointer Store Receive is set to one. This allows the remaining
bytes of the same cell to determine if and where they should be spe
cifically written into the Cell Store Receive.
As in the case for the Transmit function of the SHI, an entry is allo
cated in the Pointer Store Receive for each cell in the FDDI-II cycle.
An entry is only used, however, if a cell is being received during the
current FDDI-II cycle. The internal memory structure for the Pointer
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Store Receive is identical to that for the Pointer Store Transmit,
shown in Figure 5.9. The format of each Pointer Store Receive entry
is identical to that in the Pointer Store Transmit (shown in
Figure 5.10).
The address of the entry in the Pointer Store Receive corresponds to
the CELL NUMBER from the Control Word. The CELL NUMBER is
the number of the current cell within the FDDI-II cycle. When the
second byte of the cell arrives from the RX bus, the CELL NUMBER
will be the same. Therefore, the CELL NUMBER is presented to the
address bus of the Pointer Store Receive. After reading the Pointer
Store Receive’s semaphore bit, it is checked to see if it is set to one. If
this is the case, the contents of the pointer field (from the Pointer
Store Receive) is added to the BYTE NUMBER (from the Control
Word). This yields the address to which the byte should be written to
in the Cell Store Receive. Conversely, if the semaphore bit in the
Pointer Store Receive was not set to one, no action is pursued.
When the last byte of a cell is being received, the semaphore bit of
the Pointer Store Receive checked again. If it is set to one, the
address in the pointer field is added to the BYTE NUMBER (from the
Control Word), yielding the byte’s actual position within the Cell
Store Receive. Two additional tasks are necessary. Firstly, the sema
phore bit in the Pointer Store Receive must be set back to zero,
thereby releasing the pointer. Secondly the semaphore bit in the Cell
Store Receive must be set to one. This informs the SARA-R that a
new cell is waiting in the Cell Store Receive and may now be removed
for reassembly.
Timing diagrams in Appendix B show the functional operation and
interaction between the Cell Store Receive and Pointer Store Receive.
There are three cases shown:
1. Receiving the first byte of an ATM cell: assuming that the Cell
Store Receive semaphore was set to zero (that is, space for this
cell is available); writing the byte to the Cell Store Receive and

Detailed Functional Description of the A-MAC

105

writing the address of the cell in the Cell Store into the Pointer
Store Receive and setting the Pointer Store Receive’s semaphore
bit to one (see Appendix B. 1.13 and Appendix B. 1.14 for the tim
ing diagram and timing data, respectively).
2. Receiving the middle byte of a cell: checking the Pointer Store
Receive’s semaphore bit is set to one and writing the byte into the
Cell Store Receive at the offset address given by the CELL
NUMBER and the base address located in the Pointer Store
Receive (see Appendix B. 1.15 and Appendix B. 1.16 for the timing
diagram and timing data, respectively).
3. Receiving the last byte of a cell: checking the Pointer Store
Receive’s semaphore bit is set to one and writing the byte into the
Cell Store Receive at the offset address given by the CELL
NUMBER and the base address located in the Pointer Store
Receive, setting the semaphore bit in the Pointer Store Receive to
zero and setting the semaphore bit in the Cell Store Receive to one
(see Appendix B. 1.17 and Appendix B. 1.18 for the timing diagram
and timing data, respectively).
The Pointer Store Receive contains two PALs which function as fol
lows:
• DUO (PAL code located in Appendix C. 1.12) provides Boolean
equations which drive the latches, buffers and SRAM of the
Pointer Store Receive.
• D124 (code contained in Appendix C. 1.13) implements an adder
which is used to sum the BYTE NUMBER with the cell’s base
address located in the Pointer Store Receive at address CELL
NUMBER.
The complete reception process is shown in Figure 5.14. This dia
gram shows the respective action taken by the Cell Store Receive
and Pointer Store Receive based on the “value” of the Control Word.
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Figure 5.14 Flow Diagram of the Reception of a Complete ATM Cell Showing the Functional
Interaction Between the Cell Store Receive and the Pointer Store Receive.

ATM START

Byte from FDDI-II cycle
enters station- new Control
Word is generated

Detailed Functional Description of the A-MAC

107

5.3.4 Initialising the Synchronous Highway Interface
Located in Appendix A. 1.10 is the schematic of the circuitry respon
sible for initialising the SHI. The purpose for this functionality is to
ensure that each of the Cell Stores and Pointer Stores in both of the
Transmit and Receive sections are initialised to zero when the AMAC is reset.
Consider the situation when an A-MAC is initially comes “on-line”
and the Cell Store Transmit is checked for the presence of a valid
semaphore bit. If the initialisation procedure were not used, it is
equally likely that the semaphore bit will be one. This results in the
A-MAC reading “nonsense” out from the Cell Store Transmit and
transmitting it into the FDDI-II cycle.
Consider another example when the semaphore bit of a cell space in
the Cell Store Receive is incorrectly set to one. The semaphore bit is
used by the SARA-R interface circuitry to determine if a cell has
been completely received from the FDDI-II cycle and is now available
to be removed from the Cell Store Receive to be reassembled. If the
semaphore bit was incorrectly set to one, the SARA-R will remove
“garbage” from the Cell Store Receive and attempt to reassemble it.
An error within the SARA-R will occur when it tries to match the cell
with a valid connection. When this occurs, the host processor must
disable the SARA-R and flush the cell which wastes time on the part
of the SARA-R and the host. Thus, the SHI miuaiisation circuitry is
required to prevent these problems eventuating.
This section of the A-MAC contains one PAL (D130), along with six
buffers which directly connect to the Cell Store and Pointer Store
(Transmit and Receive). This is a simple section of circuitry in com
parison to the remainder of the A-MAC, however its relative impor
tance cannot be understated. The PAL code for (D130) is located in
Appendix C. 1.11.
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5.3.5 Generic Interface to the FDDI-II Station Backplane
In an FDDI-II station, a backplane system is used to cany the FDDIII cycle through the station to the interface cards, as shown in Fig
ure 4.3 of Chapter 4. Each interface card, however, does not directly
connect to the backplane. Instead, generic transmission and recep
tion circuitry to access the TX bus and RX bus is used by all inter
face cards of the FDDI-II station, including the A-MAC device.
Therefore, the SHI Transmit connects to the circuitry shown in
Appendix A. 1.17 the SHI Receive connects to the circuitry shown in
Appendix A. 1.18.

5.4 Segmentation and Reassembly (SAR)
One of the A-MAC’s primary objectives is to provide conversion
between AAL5 PDUs and the embedded ATM cells within the FDDI-II
cycle. The A-MAC design uses two dedicated Application Specific
Integrated Circuits (ASIC) to perform this. The SARA-S provides seg
mentation of AAL5 PDUs into ATM cells. The SARA-R reassembles
ATM cells back into the original AAL5 PDU. These two ASICs are
marketed by TranSwitch and are discussed in detail in the technical
manual [TranSwitch 94]. However, a brief, functional description of
the SARA-S and SARA-R is appropriate at this point.
Both the SARA-S and SARA-R each support up to 65,536 virtual cir
cuits, of which 8,191 may have PDUs queued for segmentation and
the same number for reassembly. The SARA-S and the SARA-R are
each reputed to achieve a maximum throughput of 150 Mb/s, with
up to 8 programmable peak rates. Each SARA requires external
operating memory - specifically Packet memory and Control mem
ory. The Packet memory is used to temporarily store PDUs undergo
ing SAR. AAL5 PDUs are passed between the AAL5 PDU source (host
processor) and the SARA-S/SARA-R via the Packet memory. The
Control memory stores operating information such as the ATM cell
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header, VPI/VCI connection tables, addresses of the PDU buffers
located in the Packet memories and so forth.
The Packet and Control memories for both the SARA-S and SARA-R
are actually mapped into host RAM. Referring to Figure 5.1, any
Packet/Control memory access by either SARA requires the specific
SARA chip to request the host microprocessor's bus. It is possible to
provide

dedicated

Dual

Port

RAM

(DPRAM)

for

the

SARA

Packet/Control memory. This will increase the throughput, since the
SARAs do not need access to the host's bus. However, DPRAM is
expensive in comparison to single-port RAM. Consequently, the
solution presented in the subsequent sections is simple, cheap and
suitable for a prototype.
In addition to the SARA-S and SARA-R ASICs, support circuitry is
required to successfully interface them to the SHI. The schematic for
the SARA-S interface to the Cell Store Transmit is shown in
Appendix A. 1.11, whilst the SARA-R interface to the Cell Store
Receive

is

shown

in

Appendix A. 1.12.

Appendix A. 1.13

and

Appendix A. 1.14 respectively show the SARA ICs and the bus con
nections to the remainder of the A-MAC circuitry. The SARA-S and
SARA-R sections will now be described separately.

5.4.1 SARA-S Interface to the Cell Store Transmit
The SARA-S segments AAL5 PDUs (from its Packet memory) into
ATM cells which it passes on to the Cell Store Transmit for transmis
sion into the FDDI-II cycle. Figure 5.15 shows a block diagram of the
SARA-S ASIC with the interface circuitry to the Cell Store Transmit.
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Cell Store Transmit (DPRAM) of
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Figure 5.15 Functional Diagram of the SARA-S and Interface Cir
cuitry to the Cell Store Transmit of the Synchronous
Highway Interface.

To segment an AAL5 PDU into ATM cells, the PDU is loaded into the
SARA-S Packet memory by the host. The host writes to the Control
memory’s dynamic address table, the address of the associated PDU
in the Packet memory. The ATM cell header for the eventual ATM
cells is also stored in the SARA-S Control memory. Once both the
PDU and control information have been successfully loaded, the
SARA-S commences the segmentation process.
When the SARA-S completes an ATM cell, it generates a hardware
interrupt. A state machine (shown in Figure 5.16) in the external cir
cuitry acts on this interrupt, by checking to see if there is currently a
free cell space in the Cell Store Transmit. The “SARA-S pointer”
(Figure 5.7) points to the next available cell space in the Cell Store
Transmit. The semaphore bit is read from this address and if it is
zero, the space is available. The state machine subsequently sets the
semaphore bit to one and clocks the bytes of the ATM cell from the
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SARA-S via the buffer into the Cell Store Transmit. When the com
plete cell has been transferred, the “SARA-S pointer” is updated to
point to the next (empty) cell space in the Cell Store Transmit. If the
semaphore bit in the Cell Store Transmit was set to one, the state
machine monitors this bit until it is set to zero (by the Cell Store
Transmit).
The Boolean logic which drives the handshaking signals for the Cell
Store Transmit and the SARA-S are generated within one PAL
( D ll3). Within a second PAL (D135) is a counter which holds the
current “SARA-S pointer”. This pointer corresponds to the next
available cell space in the Cell Store Transmit. Another counter is
used to count bytes as they are transferred from the SARA-S to the
Cell Store Transmit. This second counter is implemented in the
same PAL (D135). The PAL code for (D ll3) and (D135) are located in
Appendix C. 1.20 and Appendix C. 1.21, respectively.
The state machine controller has been implemented within the
Boolean logic PAL (D113) to allow for maximum design flexibility and
expandability. Figure 5.16 on the following page shows the state
machine in detail.
During the time when the state machine is accessing the Cell Store
Transmit, there is the possibility that the SHI Transmit circuitry will
simultaneously access the same address. This situation will occur if
the state machine reads or writes the semaphore bit and the SHI is
also reading/writing the semaphore bit of the same cell. This condi
tion occurs when the current byte on the TX bus is the start or the
end of an ATM cell.
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Figure 5.16 State Machine which Controls the Transfer of Bytes from
the SARA-S to the Cell Store Transmit.

If the state machine and the SHI Transmit simultaneously attempt
to access the same memoiy location in the Cell Store Transmit, one
party will lose out. Due to the timing constraints of the SHI Transmit
(and SHI Receive), the transmission (and reception) of ATM ceils
must not be interrupted. Bytes must be transmitted and received
based on the clock recovered from the FDDI-II cycle. In addition, the
FDDI-II cycle’s timing cannot be modified. Therefore, given this con
straint on the SHI, the SARA-S circuitry must be given the lower pri
ority for access to the Cell Store Transmit (and Cell Store Receive).
Therefore, the state machine which co-ordinates the SARA-S access
to the Cell Store Transmit must check for potential conflict with an
SHI access. The Control Word is used by the state machine to deter
mine if the SHI is about to make an access to the Cell Store Trans-
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mit. If the Control Word evaluates “(ATM AND START) OR (ATM AND
END)” to a true state, the state machine suspends any access to the

Cell Store Transmit for the SARA-S circuitry until it becomes false.

5.4.2 SARA-R Interface to the Cell Store Receive
The SARA-R receives ATM cells from the Cell Store Receive of the
Synchronous Highway Interface and reassembles cells of identical
VPI/VCI into the original AAL5 PDU. The completed PDU is placed
into the SARA-R Packet memory, with the address of the PDU loaded
into the Control memory. The host processor subsequently reads the
Control memory to obtain the address of the PDU in Packet memory.
Not all of the cells in the Cell Store Receive are passed on to the
SARA-R for reassembly. Only those cells which are specifically
“addressed” to this particular A-MAC are retained (and hence for
warded

to the SARA-R). The remaining cells

are discarded.

Figure 5.17 shows the block diagram of the interface between the
Cell Store Receive and the SARA-R.
LUT programmed

Figure 5.17 The SARA-R and Interface Circuitry to the Cell Store
Receive of the Synchronous Highway Interface.
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ATM cells are received from the FDDI-II cycle bytewise and may be
interleaved at the cell level. The received cells are written into the
Cell Store Receive by the SHI Receive circuitry such that the Cell
Store Receive behaves like a FIFO. Appended to the beginning of
each cell written into the Cell Store Receive is a byte which contains
a semaphore bit. When the SARA-R interface circuitry is ready to
read out a cell (and forward it on to the SARA-R for reassembly) the
semaphore bit is initially checked to see if it set. If it is set, this indi
cates that a cell is present. Conversely, if the bit is not set, no cell is
present.
The SARA-R interface circuitry of Figure 5.17 contains the SARA-R,
a VPI/VCI Look-Up Table (LUT) DPRAM (D122) and three PALs
(D112, D134 and D129) which comprise the interface between the
SARA-R, LUT and Cell Store Receive. One PAL (D112) drives a state
machine through the sequence of reading a cell from the Cell Store
Receive, checking with the LUT if the cell is valid and if it is, forward
the cell to the SARA-R. The second PAL (D134) is used to hold the
address o f the cell at the head of the Cell Store Receive. This is the
next cell which will be transferred to the SARA-R. The third PAL
(D129) buffers the cell’s VPI and VCI fields - a total o f 24 bits. Either
the VPI or VCI of the cell is used to determine if the cell is intended
for this A-MAC and forwarded for reassembly or should be dropped.
The VPI or VCI is driven on to the LUT’s address bus and the
“Hit/Miss” signal (Figure 5.17) is asserted accordingly.
The function of the SARA-R interface to the Cell Store Receive will
now be discussed in more detail. The state machine has been im ple
mented within a compact high-speed (~7.5 ns) PAL (D112). This
allows the state machine to change state quickly, providing more
time for the m em oiy accesses from the Cell Store Receive to the
SARA-R. Figure 5.18 shows the state machine in full detail.
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>
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Figure 5.18 State Machine which Controls the Transfer of Bytes from
the Cell Store Receive to the SARA-R.

The state machine begins by checking the head of the cell queue in
the Cell Store Receive (Dual Port RAM). The address of the head of
the queue is held in a latch in the address counter PAL (D134)
shown in Figure 5.17. The SHI writes the ATM cells into the Cell
Store Receive and sets each cell’s semaphore bit to one. The sema
phore bit is used to allow the SARA-R interface to determine if a
complete ATM cell is present and therefore available to be read from
the Cell Store Receive for reassembly.
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If the semaphore bit of the cell at the head of the queue is set to one,
the state machine commences to read out the cell’s VPI and VCI
fields. The VPI and VCI are latched into the buffer PAL (D129). Either
the VPI or VCI is used as the address to the LUT (D122). Therefore, if
the VPI has been selected (via the host), it is driven on to the address
bus of the LUT. If the VCI is chosen, it is used instead. At the
address in the LUT given by the VPI or VCI, either a one or zero (HIT
or MISS, respectively) is present. A HIT indicates that the cell should
be forwarded to the SARA-R for reassembly. A MISS, however, means
the cell should be dropped and the next cell in the Cell Store Receive
be interrogated.
If the LUT returns a HIT to the state machine, the SARA-R is
informed that a new ATM cell is available for reassembly. When the
SARA-R acknowledges, the first byte of the cell is read out and trans
ferred to the SARA-R. If the cell is the first in the PDU, the SARA-R
selects a new buffer space for the cell in the Packet memory. Subse
quent cells of the same PDU will also be concatenated into the same
buffer space.
A counter is implemented in the third PAL (D134) to count the
number of bytes transferred from the Cell Store Receive to the SARA
R. Once the counter reaches 53 (the length of an ATM cell), the state
machine stops the transfer. At this point the entire cell has been
transferred. Therefore, the semaphore bit at the start of the cell in
the Cell Store Receive must be set back to zero. This allows the SHI
to reuse the same buffer space.
Once the PDU has been completely reassembled, the SARA-R initi
ates a hardware interrupt to the host. The host then reads the PDU
from the Packet memory, deallocating this memory space for use by
another PDU.
The state machine which co-ordinates the access to the Cell Store
Receive must first ensure that it will not interfere with an SHI
Receive access. Consequently, the Control Word is used by the state
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machine to determine if the SHI is about to make an access to the
Cell Store Receive. When the Control Word evaluates “ATM AND
START” to be true, the state machine suspends any access to the
Cell Store Receive until the condition becomes false.
The code for each the three PAL devices for this section of the A-MAC
are located in the following sections of Appendix C:
• Appendix C. 1.17 for PAL (D112),
• Appendix C. 1.18 for PAL (D 134) and
• Appendix C. 1.19 for PAL (D129).

5.5 Two-Tier Access/Arbitration Protocol
The two-tier access/arbitration protocol combines the Futurebus+
arbitration between A-MACs within an FDDI-II station and the arbi
tration between FDDI-II stations using the BUSY/IDLE token bit
scheme. The BUSY /IDLE token bit scheme was implemented in the
Synchronous Highway Interface (SHI) Transmit section and was dis
cussed in Section 5.3.2. The Futurebus+ arbitration, however, is
implemented in a separate section of the A-MAC design and is
shown in Appendix A. 1.16. On this sheet are two PALs, bidirectional
data buffers, latches and a specialised IC which provides the FutureiOUS-r

functionality.

The functionality of the Futurebus+ arbitration scheme was dis
cussed in detail in Section 3.3.3. The DS3885 Futurebus+ arbitra
tion controller IC (D136) directly performs the arbitration process. In
addition to the DS3885, a PAL (D126) is required to hold the slot
number of the A-MAC device which is used in the Futurebus+ arbi
trations. The PAL code for (D126) is located in Appendix C. 1.1.
The remaining devices on this sheet (latches, buffers and the second
PAL (D123)) are part of the host processor interface which will be
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addressed in Section 5.6. The operation of the hardware with respect
to the Futurebus+ arbitration of the A-MAC will now be discussed.
The ATM cells in the FDDI-II cycle are arbitrated for one cell in
advance. For example, if ATM cell #n is currently on the TX bus in
an FDDI-II station, the Futurebus+ arbitration would be for cell
#(n+l). Each Futurebus+ arbitration is initiated at the start of an
ATM cell in the FDDI-II cycle.
At the start of each ATM cell within the FDDI-II cycle, the SHI (of
every A-MAC device) determines if an arbitration is required and
instructs the DS3885 accordingly. An arbitration is deemed neces
sary if:
• the A-MAC won the Futurebus+ arbitration (during cell #(n-l)) for
the coming cell (cell #n), but the cell (cell #n) was BUSY or,
• the A-MAC has a cell waiting in its Cell Store Transmit or,
• both of the previous two scenarios occurs.
If an arbitration is required, the DS3885 initiates the Futurebus+
arbitration sequence. The DS3885 is connected directly to the arbi
tration bus, which is located and local to within the FDDI-II station.
The A-MAC connects to the arbitration bus (and the station back
plane) via a connector pins shown in Appendix A. 1.19.
The arbitration time depends primarily on the arbitration bus propa
gation speed and the DS3885 internal delay [National 92]. This delay
is typically in the order of hundreds of nanoseconds. The DS3885
subsequently reports the outcome of the arbitration. That is, a WIN
or LOSE signed is returned which informs the SHI transmit if an ATM
cell can be transmitted.
The arbitration PAL also responds to the cycle sequence field located
in the header of the FDDI-II cycle. The cycle sequence field contains
a number ranging from 64 up to 255 (inclusive) and is incremented
every time the cycle passes through a special monitor station (refer to
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Section 2.3 of Chapter 2). When this field enters an FDDI-II station
and contains the value of 255, all of the A-MACs within that station
reset their competition numbers back to the originally assigned slot
numbers. This ensures that all of the A-MACs within a given station
are in synchronisation with each other. This process has been previ
ously discussed in detail in Section 3.3.3 of Chapter 3.

5.6 Host Processor Interface
The A-MAC device has been designed as a daughterboard, which is
memory-mapped into a host motherboard. The A-MAC and host
physically connect via two, 50-way bus connectors, shown in
Appendix A. 1.15. The signals which flow between the A-MAC and
host include a data bus, address bus and various control/handshaking lines. All of the control signals pass through a PAL (D123),
latches and bidirectional buffers shown in Appendix A. 1.16. This
PAL provides the necessary conversion between signals generated by
the A-MAC (SARA-S, SARA-R, VPI/VCI LUT) to the host (microproc
essor,

RAM,

DMA).

The

code

for

this

PAL

is

located

in

Appendix C. 1.16.
Referring to the block diagram of the A-MAC in Figure 4.3, the signal
flow comprises the following.
• Initialisation of the SARA-S and SARA-R ICs. Registers within
each IC need to be configured prior to operation. Some of the
parameters include the rate of segmentation/reassembly, the
location and range of the packet and control memories within the
host’s RAM and general housekeeping requirements. The appro
priate read /write signals and handshaking is also controlled by
the host.
• The Control Word Store, which was discussed in Section 5.3.1,
provides information for every byte within the FDDI-II cycle. Con
sequently, the information it contains is provided by the host dur
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ing initialisation, or whenever the FDDI-II cycle is modified (the
addition or removal of ATM cells, for example).
• The Packet and Control memories for each of the SARA-S and
SARA-R is located within part of the host’s local RAM. Therefore,
when the SARA-S/SARA-R access PDUs from the Packet memory,
or access read/wnte pointers from the Control memory, the spe
cific SARA initiates a memory access request via the interface PAL
(D123). The request is converted into a DMA request which the
host’s DMA controller subsequently handles.
• The Futurebus+ arbitration performed by the A-MAC’s two-tiered
protocol uses the A-MAC’s slot identification number. This is w rit
ten into the arbitration PAL (D126) by the host when the A-MAC is
initially inserted into the station.
• The VPI/VCI LUT in the SARA-R interface (Section 5.4.2) contains
a list of valid Permanent Virtual Circuits (PVCs). When an ATM
cell is received by the A-MAC, the VPI/VCI field of the cell is
passed to the LUT. If the entry exists in the LUT, the cell is for
warded to the SARA-R for reassembly. Otherwise, the cell is dis
carded. Therefore, each entry in the LUT must be programmed by
the host accordingly. That is, an entry must be set to valid when a
PVC is established and set to invalid on termination.
• The host can initiate a reset of the entire A-MAC. In this case, the
Pointer Stores and Cell Stores of the SHI are initialised to zero,
the SARA-S and SARA-R internally reset and the A-MAC goes into
stand-by mode, ready for operation.
The host processor interface is generic in design such that minor
alteration of the code in the interface PAL (D123) will allow the AMAC to interconnect to any standardised microprocessor bus inter
face.
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7 Required Software
The A-MAC hardware design was one o f the main objectives and con
tributions o f this thesis. However, software is also required for the
successful operation of the A-MAC. Although such software was not
within the scope of this thesis, it is relevant to briefly discuss the
requirements of this software.
• The operations discussed in Section 5.6 include the initialisation
o f the SARA ICs and the Packet/Control memory, writing all o f the
Control Words to the Control Word Store, initialising the VPI/VCI
LUT to invalid connections and initialising the Futurebus+ com
petition number. Each of these tasks must be coordinated and
sequenced correctly. Therefore, a series of software modules are
required to handle these “housekeeping” tasks.
• The connection information for the VPI/VCI LUT and details o f the
ATM cell allocation within the FDDI-II cycle used by the Control
Word Store, is provided by Call Control and Network Manage
ment, respectively. Therefore, software is required which will
allow this information to be passed to the A-MAC when required.
This is imperative since connections may be established and ter
minated at any time and the number of ATM cells within the
FDDI-II cycle may change also. In addition, it is necessary to pro
vide the A-MAC a mechanism to relay information back to Net
work Management.
• The most important requirement for an external software control
ler is the sending and receiving of AAL5 PDUs. An application
which generates the PDUs needs to communicate with the A-MAC
via software. The receiving application must also be able to receive
the eventual PDU from the A-MAC.
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5.8 Conclusions
This chapter has described in considerable detail the functional
operation and hardware design of the A-MAC. In addition, the soft
ware requirements for the A-MAC were briefly discussed.
The Synchronous Highway Interface (SHI) allows the A-MAC to
transmit and receive ATM cells embedded within the FDDI-II cycle.
This section was designed to allow for any mapping of the ATM cell
structure into the cycle. The architecture of the SHI is generic and
lending itself to similar transmission systems characterised by time
slots, (for example SONET).
The SHI has been designed using reprogrammable PAL devices,
high-speed latches and buffers. The extensive use of PALs allows for
a more flexible design and provision for future enhancements with
out the requirement for major redevelopment or reengineering. The
high-speed devices allow the A-MAC to transceive the full FDDI-II
capacity in ATM cells. With a totcil of 28 cells per cycle, this amounts
to a capacity of approximately 95 Mb/s through a single A-MAC
device. The only drawback occurs if a slower host is connected to the
A-MAC. In this case, the full potential of the A-MAC will not be real
ised and will be limited by the motherboard’s performance.
The SARA-S and SARA-R interfaces to the SHI have been designed
using PAL devices. Again, this allows for future design modifications
or operational enhancements. Each of the SARA ICs can support a
capacity of 155 Mb/s. The interfaces between the SARA ICs and the
SHI also support close to the 100 Mb/s capacity of FDDI-II.
Finally, the interface of the A-MAC to the host is provided by several
bidirectional buffers and a control signal handshaking PAL. This
interface allows the A-MAC to connect to any “standardised” micro
processor/backplane system. Thus, reprogramming the handshak
ing PAL, the A-MAC can be connected to a myriad of processors.
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6. Conclusion

“If I have seen further it is by standing on the shoulders of giants.”
- Isaac Newton

This dissertation has presented work covering the conceptual
design, analysis, simulation and finally the detailed design of the AMAC device. The aspects which this thesis has reported on are the
following:
• the identification of two schemes with which to embed ATM cells
within an FDDI-II cycle and the development of a new third hybrid
scheme,
• a detailed investigation, analysis and development of a novel, two
tiered arbitration/access protocol for the purpose of transmitting
and receiving ATM cells embedded within an FDDI-II cycle,
• a detailed survey of the performance differences between source
removal and destination removal of slots in a slotted ring,
• simulation and performance results of the two-tiered protocol and
• the complete and detailed description of the A-MAC device,
including its interfaces to the embedded ATM cells and the host
processor.
Each of these areas will now be concluded in the subsequent sec
tions.
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6.1 Embedding ATM Cells within FDDI-II
Three schemes to embed ATM cells within the isochronous capacity
of an FDDI-II cycle were identified and described in Chapter 2. These
were the vertical allocation scheme, horizontal allocation scheme
and a hybrid scheme comprising a mixture of the first two.
O f the first two, neither scheme appeared to “outperform” the other
to any great extent. The choice of either scheme rests greatly with
the specific demands and needs of the user and the constraints of
the existing system.
The hybrid scheme was developed in this thesis and was chosen for
use in the A-MAC design. This scheme overcame various design diffi
culties encountered when “retrofitting” into an existing system. The
scheme is scalable and flexible enough to be modified for various
future uses and configurations. At the extremities of the hybrid
scheme, the layout of the ATM cells either falls into the category o f
vertical allocation or horizontal allocation.

6.2 Source vs. Destination Removal
The performance of source and destination removal of slots has been
widely investigated in the literature. Source removal was used in the
design primarily as a result of its simpler nature and ease o f im ple
mentation. Destination removal must identify each slot “on-the-ffy”,
adding delay to the overall slot trip time. In additiion, the phenome
non of ring hogging discourages the use of destination removal in
favour of its contender.
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6.3 Two-Tiered Access/Arbitration Protocol
The A-MAC’s two-tiered protocol provides each A-MAC within an
FDDI-II station:
• a distributed internal station arbitration mechanism and
• an access scheme to the ATM cells which form a slotted ring.
These two functions combine to form a novel and powerful and sim
ple, distributed slotted ring access protocol.
The development of the protocol was discussed and related literature
described. Analysis of the protocol provided a number of analytical
expressions which describe typical and boundary operating condi
tions for the protocol. Finally, simulation results from the OPNET
package provided information on expected queuing delays and
buffer sizes for typical operating scenarios.

6.4 A-MAC Hardware Design
The A-MAC hardware device was described in considerable detail in
Chapter 5. There are a total of 134 IC devices used in the hardware
design of the A-MAC, which is broken down in Table 6.1.

Table 6.1 Breakdown of the ICs used in the A-MAC Design.
Total Specialised ICs

TOTAL PALs TOTAL ICs

A-MAC

3

21

96

Generic Transmit/Receive

0

1

13

A total of 96 ICs were used in the design of the A-MAC proper (from
Appendix A. 1.1 to Appendix A. 1.16, inclusive and Appendix A. 1.19),
whilst the generic transmission and reception circuitry comprised
only 13 ICs (Appendix A. 1.17 and Appendix A. 1.18).
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The A-MAC hardware provides several major functions:
• fair and simple access to ATM cells embedded within an FDDI-II
cycle,
• internal station arbitration between A-MACs,
• segmentation and reassembly functionality (AAL5 PDUs into ATM
cells and vice versa) and
• host processor interface for signalling and AAL5 PDU transfer.
Access to the embedded ATM cells is achieved via the Synchronous
Highway Interface (SHI). The SHI comprises a major section o f the
overall A-MAC design and its importance and generic usefulness
cannot be understated. The design of this section is quite compli
cated and involved. The operation of the SHI has been checked
through a series of detailed timing diagrams.
The SAR functionality of the A-MAC is provided by the SARA-S and
SARA-R. These devices required little interface circuitry between the
SHI and the host interface.
The two-tiered access protocol has been incorporated into the hard
ware design into the two tiers. The BUSY/IDLE bit access scheme
resides within the SHI. The Futurebus+ arbitration is implemented
by a dedicated IC and a support PAL, allowing for future modifica
tions.
The host interface provides a “standard” processor/bus interface
with handshaking and control signals. The control for this interface
is implemented within a PAL for maximum design flexibility. This
ensures that an alternate host processor may be used within the
need for extensive reengineering on the part of the A-MAC.

Conclusion

127

6.5 Further Work
At the completion of any work, the benefit of hindsight invaluable. In
this section, areas of further research and potential enhancements
are discussed.

6.5.1 Enhancing the Two-Tiered Arbitration/Access Protocol
The two-tiered arbitration/access protocol which the A-MAC uses is
suitably adequate for the traffic which it carries - that is, asynchro
nous PDUs. However, this protocol would be unsuitable if applied to
isochronous traffic.
One possible modification would be to partition the embedded ATM
cells between an asynchronous and an isochronous service. This
partition may take the form of an appended bit to each cell - much
like the BUSY/IDLE bit, but called an ASYNCHRONOUS/ISOCHRONOUS bit. Those cells for asynchronous traffic would have
their A/I bit set to A ’ and would be arbitrated for as per the two
tiered access protocol. Cells supporting an isochronous service (A/I
bit set to T) would have to be allocated to a user during the connec
tion establishment phase. This allows the FDDI-II LAN to become, in
effect, an ATM ring, subsequently facilitating the interconnection of
the LAN to B-ISDN.

6.5.2 Use of Latest Technology
The reprogrammable components used in the A-MAC design com
prised high-speed (~5 ns) and high density PALs. The circuitry which
comprises the SHI accounts for at least half of the total A-MAC
design.
The availability of FPGA devices makes it possible to implement the
SHI functionality into perhaps only a handful of high density FPGA
devices. This greatly reduces the size of the A-MAC printed circuit
board (PCB) and increases the design flexibility as well as the ease of
debugging.
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Alternatively, or perhaps as a final step in the A-MAC’s life-cycle, the
A-MAC design could be incorporated into an ASIC, or several spe
cialised components. This may lead to the eventual commercial pro
duction of a dedicated chipset.

6.5.3 IC Level Simulation
The benefits o f circuit simulation cannot be understated, especially
with regards to a design which is as large and complex as this one.
Circuit simulators are ideal for debugging prior to manufacture of
the PCB, but unfortunately Eire also expensive.
As no such simulation tools were readily available, timing diagrams
were constructed for the main sections of the A-MAC. It is strongly
recommended that circuit simulation be undertaken prior to com
mitting the circuit to a PCB.
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Appendix A. Schematics for the
Hardware Design of the A-M AC

A.1 Outline
This appendix contains all of the schematics related to the hardware
design of the A-MAC. Table A. 1 lists all of the 19 schematics.
The schematics contained within sheets one through to four (inclu
sive) contain the hiearchical block diagrams which assist in group
ing (by functionality) the remaining schematic sheets.

Schem atics for the H ardw are Design o f the A -M A C

Table A.1 Schematic Sheets for the A-MAC Hardware Design.
Schematic Name

Sheet Number

MAIN BLOCK DIAGRAM

1

A-M AC SHI

2

SARA

3

GENERIC SHI

4

CONTROL W ORD STORE

5

CELL STORE TRANSMIT

6

POINTER STORE TRANSMIT

7

CELL STORE RECEIVE

8

POINTER STORE RECEIVE

9

INITIALISE SHI

10

SARA-S IF TO CELL STORE TX

11

SARA-R IF TO CELL STORE RX

12

SARA-S

13

SARA-R

14

SARA CONNECTOR

15

ARBITRATION AND E l/T1 IF

16

TRANSMIT

17

RECEIVE

18

BACKPLANE

19
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Appendix B. Timing Diagram s
for the A-M AC Hardware
Design

B.1 Outline
This appendix contains all of the timing diagrams related to the
hardware design of the A-MAC. Table B. 1 lists all of the 9 tim ing dia
grams and corresponding timing details.
Table B.1 Timing Diagrams and Timing Details for the A-MAC Hardware Design.
Timing Diagram & Details

Sheet Numbers

Description

Control Word Store 1

1& 2

Set TRANSMIT

Control Word Store 2

3&4

Reset Transmit

Cell Store & Pointer TRANSMIT 1 5 & 6

Transmit first byte

Cell Store & Pointer TRANSMIT 2

7&8

Transmit middle byte

Cell Store & Pointer TRANSMIT 3

9 & 10

Transmit last byte

Cell Store & Pointer TRANSMIT 4

11 & 12

Don’t transmit

Cell Store & Pointer RECEIVE 1

13 & 14

Receive first byte

Cell Store & Pointer RECEIVE 2

15 & 16

Receive middle byte

Cell Store & Pointer RECEIVE 3

17 & 18

Receive last byte

Timing lor Shoot 5: Control Word Store.
Roading the Control Word and thon
Rotting tho TRANSMIT bit In Iho Control
Word Dual Ron RAM.
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B.1.1 Control Word Store 1, Sheet 1 (Timing Diagram)

Max Margin
7.50
7.50
4.50
4.20
7.50
4.50
7.50
7.50
10
12.70
4.50
4.50
4.50
4.50
7.50
15
4.50
13.10
7.50
1.59 4.2Q

Min
0
0
1.50
1.50
0
1.50
0
0
10
1.50
1.50
1.50
1.50
1.50
0
15
1.50
1.50
0

A :\TD \C W S1.TD
C om m ent
tpd for isp22V10 PAL
tpd for isp22V10 PAL
tPHL for 574 Flip-flop [1.5,4.51
"
tPH L for 573 Latch
.
tpd for isp22V10 PAL
tP H L for 574 Flip-flop
tpd for isp22V10 PAL
tpd for isp22V10 PAL
tH ZO E for CY7B138 Dual Port RAM
Addition of PAL[0,7.5l and buffer tP H Z fl .5. 5.21
tPH L for 574 Flip-flop[1.5,4.51
tPH L for 574 Flip-flopM .5,4.51
tPH L for 574 F lip-flopfl .5,4.51
tPHL for 574 Flip-flopM .5,4.5]
tpd for isp22V l 0 PAL
tRC for CY7B138 Dual Port RAM [15] (Delay for address to becom e valid)
tPH L for 574 F lip-flop[1.5.4.51
Addition of PAL[0,7.5| and buffer[1.5,5.61 delays
tpd for isp22VlO PAL
tPHL for 573 Latch

B.1.2 Control Word Store 1, Sheet 2 (Timing Details)

N am e
Form ula
isp22V10 t [0,7.50]
isp22V10 t [0,7.501
574 tPHL [1.50,4.50]
573 tPHL [1.50,4.201
¡SP22V10 t [0,7.501
574 tPHL [1.50.4.501
ÌSP22V10 t [0,7.501
¡SP22V10 t [0,7.501
138 tHZOE^ 10
buffer disa [1.50,12.701
574 tPHL [1.50,4.501
574 tPHL [1.50,4.501
574 tPHL [1.50,4.501
574 tPHL [1.50,4.501
¡SP22V10 t [0,7.501
138 tRC
15
574 tPHL [1.50,4.501
bu ffe r enat [1.50,13.101
[10.7.501
._
573 tPHL [1.50.4.201
°
>
CM
CM
a
c/)

Row
1
D
2
D
D
3
4
D
5
D
D
6
7
D
8
D
9
D
10 D
11
D
12 D
13 D
14
D
15 D
16 D
17 D
18 D
19 D
2Ç D
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B.1.3 Control Word Store 2, Sheet 3 (Timing Diagram)

Name
Formula
isp22V10 t [0,7.50]
isp22V10 t [0,7.501
574 tPHL [1.50,4.501
573 tPHL [1.50,4.201
¡SP22V10 t [0,7.501
574 tPHL [1.50,4.501
138 tRC
15
¡SP22V10 t [0,7.501
ÌSP22V10 t [0,7.501
138 tHZOE 10
buffer enalj [1.50.13.101
buffer disa f1.50.12.701
574 tPHL [ ï . 50,4.501
574 tPHL [1.50,4.501
574 tPHL f1.50.4.501
574 tPHL [1.50,4.501
ISP22V10 t [0,7.501
¡573 tPHL [1-50.4.201

A:\TD \C W S2.TD
C om m ent
tpd for ¡SP22V10 PAL
tpd for ÌSP22V10 PAL
tPH L for 574 Flip-flop [1.5.4.51
tPH L for 573 Latch
tpd for isp22V10 PAL
tPH L for 574 Flip-flop

Min
0
0
1.50
1.50
0
1.50
15
0
0
10
1.50
1.50
1.50
1.50
1.50
1.50
0

Max Marqin
7.50
7.50
4.50
4.20
7.50
4.50
15
7.50
7.50
10
13.1C
12.70
4.50
4.50
4.50
4.50
7.50
L 5 £ L 4,20

tRC for C Y7B138 Dual Port RAM [151 (Delay for address to become valid)
tpd for ¡SD22V10 PAL
tpd. for isp22V10 PAL
tHZOE for C Y7B138 Dual Port RAM
Addition of PAL[3.7.51. F/F11.5.4.51. PALÎ3.7.51 and buffer[1.5,5.61 delays
Addition of PALfO.7.51 and buffer tPHZM .5. 5.21
Addition of PALfO.7.51 and bufferM .5,5.61 delays
tPHL for 574 Flip-floo[1.5.4.51
tPHL for 574 F lip-flopfl .5.4.51
tPHL for 574 F lip -flo p fl.5.4.51
tpd for ÌSP22V 10 PAL
tPHL for 573 Latch

...... .......

.........

""
......
'“
......

B.1.4 Control Word Store 2, Sheet 4 (Timing Details)

Row
1
U
2
Ü
3
D
4
U
5
D
b
Ü
Ì
U
b
Ü
y
U
10 Ü
11 Ü
12 Ü
13 Ü
14 Ü
15 L)
1b U
1i
ü
1b D

CD

N)

»
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B.1.5 Cell & Pointer Store TRANSMIT 1, Sheet 5 (Timing Diagram)

N am e
¡Form ula
1
lD 574 tPH L If1.50.4.501
2
P 574 tPH L [1.50.4.501
3
D 574 tPHL M .50.4.501
4
P ÌSP22V10 t f0.7.501
5
P isp22V10 t fO.7.50!
6
P ÌSP22V10 t f0.7.501
/
P isp22V10 t(f0.7.50Ì
b
P ¡SP22V10 t f0.7.501
9
P C ontrol wonO
10 Id 1574 tPHL 0
11 !u 574 tPHL 0
12 Id Ì574 tPHL 0
13 lu isp22V10 tjf0.7.501
14 Id ISP22V10 t [0.7.501
1b Id data valid |7
1b P data invalid|5
1/
D latch delay [1.50.4.501
1b D latch disabl [1.50.4.501
----1
19 D ISP22V10 tlfO.7.501
20 D ¡SP22V10 t r0.7.501
21
D address inva li.50.13.101
22 D address vai o
—
23 D isp22V10 tlfO,7.501
24 D isp22V10 t [0.7.501
2b D isp22V10 t|f0.7.50l
2b L> ¡SP22V10 t fO.7.501
2/
D ÌSP22V10 t|f0.7.501
2b D ¡SP22V10 1 10.7.501
29 D isp22V10 tli0 .7 .5 0 l
30 D ÌSP22V10 t|r0.7.50l
31
D LSB TX
[0.7.501
32 D ÌSP22V10 t(i0.8l
33 D address in v n l.50.8.501
34 D isp22V10 t [0,7.501
35 D 144 tRC
15
3 L D 144 tH Z O B lO

Min
1.50
1.50
1.50
0
0
0
0
0
0
0
0
0
0
0
7
5
1.50
1.50
0
0
1.50
0
0
0
0
0
0
0
0
0
0
0.
1.50
0
15
10

A:\TD \C ST PST4.TD
C om m ent
tPHL for 574 Flip-flop
ATM signal from the Control W ord[15:0l
S TAR T signal from the Control W ord [15:01
PAL ¡SP22V10 delay [0,7.51
PAL isp22V10 delay [0.7.51
PAL ¡SP22V10 delay [0.7.51
PAL ¡SP22V10 delay [0.7.51
PAL ¡SP22V10 delay [0,7.51
tPH L for 574 Flip-flop of Control W ord
"
C ontrol W ord delay
C ontrol W ord delay
Control W ord delay
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
Access time for CY7C123 SRAM [7nsl
tHZOE for CY7C123 SRAM [5nsl
573 delay of [ 1.5.4.51
573 delay of [1.5,4.51
PAL isp22V10 delay [0.7.51
PAL isp22V10 delay [0,7.51
Qelay_gf ISP22V10 PAL [0,7.51 and 244 buffer [1.5.5.61
delay from 573 latch
•
isp22V10 [7.51
isp22V1017.5]
¡SP22V10 [7.5]
isp22V10 [7.51
isp22V10 [7.5]
¡SP22V10 [7.51
isp22V10 [7.51
^
¡SP22V10 [7.51

Max Margin
4.50
4.50
4.50
7.50
7.50
7.50
7.50
7.50
0
0
0
0
7.50
7.50
7
5
4.50
4.50
7.50
7.50
13.1C
0
7.50
7.50
7.50
7.50
7.50
7.50
7.50
7.50
7.50
8
V
8.50
7.50
15

i

"""

................

"
"
-----------------------------------------------------------”
...
-

.... ""

.........

The LSB TX is driven LOW via a isp22V10 f0.7.5l to set the Cell Store Tx to zero
tri-stating the isp22VlO [0,81

“

”

......

Addition Of C Y 7 C 3 4 2 PAL (addition) [0,201 and 5 7 3 latch [1.5.4.51 - B U T : the data is c lo c k e d th ro u n h fhe latch on
isp22V10 [7.5]
"
" ......
“
M em ory read cycle for a CY7B144 Dual Port RAM
’ "
CY7B144 time for data bus to ao HIGH Z

1 L .

'

B.1.6 Cell & Pointer Store TRANSMIT 1, Sheet 6 (Timing Details)

Row

o>
A

*

Tlndnglo. Shoot! 6 »orj 7 frill S w i Tiammh imd PtfniM fttniff Tiwwinil.
fl«nrtng 0w P o« i « m S o 1lim im i m<l f r
m
Ijyio horn Am* (Urli
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B.1.7 Cell & Pointer Store TRANSMIT 2, Sheet 7 (Timing Diagram)

lo;Sl]pjOM lojjuoo

Name
Formula
Min Max Marqin
574 tPHL [1.50,4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
574 tPHL [1.50,4.501
1.50 4.50
144 tRC
15
15
15
144 tHZOE 10
10
10
¡SP22V10 t [3,7.501
3
7.50
¡SP22V10 t [0,7,501
0
7.50
ÌSP22V10 t [0,7.501
7.50
0
¡SP22V10 t [0,7.501
0
7.50
¡SP22V10 t [3,7.501
3
7.50
¡SP22V10 t [3,7.501
3
7.50
ÌSP22V10 t [3,7.501
3
7.50
C ontrol w o 0
0
0
574 tPHL 0
0
0
574 tPHL 0
0
0
574 tPHL 0
0
0
¡SP22V10 t [0,7.501
0
7.50
¡SP22V10 t [0,7.50] ......... 0
7.50
7
7
data valid 7
data invalic 5
5
5
1.50 4.50
latch delav [1.50.4.501
latch d isab'M .50,4.501
1.50 4.50
9
address-va ([9,13.101
13.10
¡SP22V10 tifO.7.501
0
7.50
ÌSP22V10 t [0,7.501
0
7.50
address-inv l i m i s i _____ .2____ 12JJQ

A:\TD \C S T PST3.TD
C om m ent
tPHL for 574 Flip-flop
ATM sianal from the C ontrol W ordf 15:01
STAR T sianal from the C ontrol W ord [15:01
M em ory read cycle for a C Y7B144 Dual Port 'RAM
C Y7C 144 tim e for data bus to qo to Hiqh Z
PAL isp22V10 delay [0,7.51
’
PAL ¡SP22V10 delav [0,7.51
PAL ¡SP22V10 delav [0,7.51
PAL isp22V10 delav [0,7.51
PAL isp22V10 delav ¡0.7.51
PAL ¡SP22V10 delav [0.7.51
PAL ¡SP22V10 delav [0,7.51
tPH L for 574 Flip-flop of C ontrol W ord
Control W ord delav
C ontrol W ord delav
C ontrol W ord delav
IPALÌSP22V10 delav [0.7.51 .
PAL isp22V10 delay [0,7.51
Access time for C Y7C 123 SRAM [7nsl
tHZOE for CY7C123 SRAM [5nsl
573 delay of [1.5,4.51
573 delav of [1.5,4.51
Delav of ¡SP22V10 PAL [7.51 and 244 buffer [1.5,5.61
PAL isp22V10 delav [0,7.51
'
PAL ¡SP22V10 delav [0.7.51
Delav of ìsd 22V10 PAL Ì7.51 and 244 buffer f1 .5.5.61

.

B.1.8 Cell & Pointer Store TRANSMIT 2, Sheet 8 (Timing Details)

Row
1
D
2
D
3
D
4
D
D
5
6
D
7
D
8
D
D
9
10 D
11
D
12 D
13 D
14 D
15 D
16 D
17 D
18 D
19 D
20
D
21
D
22
D
D
23
24
D
25
D
D
26

CD
CD
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B.1.9 Cell & Pointer Store TRANSMIT 3, Sheet 9 (Timing Diagram)

D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D

A:\TD\CST PST2.TD
C om m ent
tPHL for 574 Flip-flop
ATM siqnal from the Control W ordf 15:01
STAR T siqnal from the Control W ord [15:0]
Delay from the Sync Hwy RX to the Current Sync Hwy RX
M em ory read cycle for a C Y7B144 Dual Port RAM
C Y7C144 tim e for data bus to qo to High Z
PAL ¡SP22V10 delay [0.7.51
PAL iso22V10 delay [0.7.51
PAL ¡SP22V10 delay [0.7.51
PAL ¡SD22V10 delay [0.7.51
*
PAL ¡SP22V10 delay [0.7.51
PAL isp22V10 delay [0.7.51
'
PAL ¡SP22V10 delay [0,7.51
tPHL for 574 Flip-flop of Control Word
Delay for the address from a PAL[0,7.51 and a latch[ 1.5.5.51
Control W ord delay
Control W ord delay
Control W ord delay
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
PAL isp22V l 0 delay [0,7.51
PAL ¡SP22V10 delay [0.7.51
PAL isp22V10 delay [0.7.51PAL isp22V10 delay fO.7.51
lP A Lisp22V 10 delay [0.7.51
Latch delay [1.5,4.21
C om bination of PALIO.7.51 and latchf 1.5.5.51
PAL ¡SP22V10 delay [0,7.51
PAL ¡SP22V10 delay [0,7.51
tPHL for 573 latchfl .5.5.51
'•
Delay from when the next ptr latch is output disabled to tri-state
Delay from isp22V10 [0,7.51
Delay from isp22V10 [0.7.51
Delay from 573 latch 11.5.4.51
Data bus now holds the current ptr tx
next ptr tx has been incremented - delay of buffer [1,51
573 delay of [1.5,4.5l‘
current ptr tx now ready via latch [1.5,4.51
Delay from PAL isp22V10 [0,7] and latch 573 [1.5,4.51
latch in the current Ptr tx - isp22V10 [0.71 and latch 573 11.5,4.51

Min Max Margin
N am e
Form ula
574 tPHL [1.50.4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
144 tRC
15
15
15
144 tHZOE 10
10
10
3
7.50
¡SP22V10 t [3.7.501
¡SP22V10 t [0.7.501
7.50
0
¡SP22V10 t fO,7.501
7.50
0
¡SP22V10 t [0.7.501
7.50
0
¡SP22V10 t [3.7.501
3
7.50
¡SP22V10 t [3,7.501
3
7.50
¡SP22V10 t [3.7.501
3
7.50
Control wo 0
0
0
address sw 0
0
0
574 tPHL 0
0
0
574 tPHL 0
0
0
574 tPHL 0
0
0
isp22V10 t [0.7.501
0
7.50
0
7.50
¡SP22V10 t [0.7.501
7.50
¡SP22V10 t [0,7.501
0
¡SP22V10 t [0,7.501
0
7.50
7.50
¡SP22V10 t [0.7.501
0
0
7.50
¡SP22V10 t [0.7.501
7.50
iSp22V10 t [0.7.501
0
1.50 4.20
sem aphore f1 .50.4.201
1.50 13
latch disab [1.50,131
7.50
isp22V 10 t [0,7.501
_ 0
7.50
.. 0
isp22V10 t [0.7.501
1.50 5.50
573 tPHL [1.50.5.501
0
0
address sw 0
[0.7.501
0
7.50
latch on
latch off
0
7.50
[0.7-501
1.50 4.50
address va [1.50.4.501
0
0
data valid 0
1
5
next ptr up [1 ,51
1.50 4.50
enable ne>i[1 .50.4.501
current ptr 1(1.50,4.501
1.50 4.50
latch d is a t>[[1.50.12.501
1.50 12.5C
latch curreiM .50.11.501
15 S L 1 L 5 £

\
...........
)

...... .
_ _..... .
___
.................

.......

B.1.10 Cell & Pointer Store TRANSMIT 3, Sheet 10 (Timing Details)

Row
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
4£_

CD
00

«
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Cell & Pointer Store TRANSMIT 4, Sheet 11 (Timing Diagram)

A:\TD \C ST PST1.TD
C om m ent
"tPHL for 574 Flip-flop[1.5.4.51
ATM siqnal from the Control Wordf 15:01
START sianal from the Control W ord [15:01,
Delay from the Sync Hwy RX to the Current Sync Hwy RX
tpd for isp22V10 PAL
.
tpd for isp22V10 PAL
tpd for isp22V10 PAL
M em ory read cycle for a CY7B144 Dual Port RAM
C Y7C 144 time for data bus to qo to High Z
C om bination of reading the data [151 and a latch delay [1.5.4.21
isp2-2V10 delay [0,7.51
tPHL for 574 Flip-flopf1.5,4.51
PAL ¡SP22V10 delay [0.7.51
tPHL for 573 Latch
Address from the PST1 latch
PAL ¡SP22V10 delay [0.7.51
PAL isp22V10 delay [0.7.51'
PAL isp22V10 delay [0.7.51
IPAL ¡SP22V10 delay [0.7.51
Address from the PST1 latch
Address has been tri-stated

Name
Formula
Min Max Margin
574 tPHL [1.50,4.501
1.50 4.50
574 tPHL f 1.50.4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
574 tPHL [1.50.4.501
1.50 4.50
isp22V10 t f0.7.501
0
7.50
¡SP22V10 t I0.Z501
0
7.50
isp22V10 t [0,7.501
0
7.50
144 tRC
15
15
15
144 tHZOE 10
10
10
sem aphore [16.50.19.201 16.50 19.20
sem aphore 10,7501
0
7.50
574 tPHL [1.50.4.501
1.50 4.50
isp22V10 t [0.7.501
0
7.50
573 tPHL [1.50.4.201
1.50 4.20
address va 0
0
0
isp22V10 t(i0.7.501
0
7.50
isp22V10 tifO.7.501
0
7.50
¡SP22V10 tlfO.7.501
0
7.50
isp22V10 tjfO.7.501
7.50
0
output disaO
0
0
address in\!o
fi___ £ ___

"

B.1.12 Cell & Pointer Store TRANSMIT 4, Sheet 12 (Timing Details)

Row
1
D
2
D
3
D
4
U
5
D
6
D
/
D
8
D
9
D
10 L>
11 D
12 D
13 D
14 D
15 D
16 L>
1/
D
18 L)
19 D
20 D
21
D

O

*

171

B.1.13 Cell & Pointer Store RECEIVE 1, Sheet 13 (Timing Diagram)

Row
1
?
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

Min
Name
Formula
D 574 tPHL f1 .50.4.501
1.50
D 574 tPHL [1.50.4.501
1.50
D 574 tPHL [1.50.4.501
1.50
D ¡SD22V10 t [0,7.501
0
D ¡SP22V10 t [0.7.501
0
D ¡SP22V10 t [0.7.501
0
D 574 tPHL [1.50.4.501
1.50
D ¡SP22V10 t r0.7.501
0
D ¡SP22V10 t [0.7.501
0
D isp22V10 t [0.7.501
0
D ÌSP22V10 t [0.7.501
0
D ¡SP22V10 t [0.7.501
0
D ¡SP22V10 t ro.7.501
0
D isp22V10 t [0.7.501
0
D address vai 0
0
D synch h iq h ifl .50,4.50]
1.50
D address vai [5.50.161
5.50
D address inv [1.50.121
1.50
D isp22V10 t [0.7.501
0
D address inv [0.7.501
0
0
D data valid [0.71
D data in v a lid ^
5
1.50
D sem aphore [1.50.4.201
1.50
D sem aphore [1.50.11.701
0
D ¡SP22V10 t [0.7.501
0
D ¡SP22V10 t [0.7.501
D ¡SP22V10 t [0.7.501
0
2 £ _ IQ . [address va -fi_________ fi__

A:\TD\CSR PSR3.TD
C om m ent
.
tPHL for 574 Flip-flop[1.5.4.5]
.. .
ATM siqnal from the Control W ordf 15:01
.......
STAR T siqnal from the Control W ord [15:0]
.
tpd for isp22V10 PAL
____
_
tpd for isp22V10 PAL
*
..........
tpd for isp22V10 PAL
tP H L for 574 F lip -flo o d .5,4.51 '
PAL iso22V10 delay fO.7.51
'
PAL isp22V10 delay [0.7.51
PAL isp22V10 delay [0.7.51
............... ..............
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0.7.51
PAL ¡SP22V10 delay ro.7.51
PAL isp22V10 delay [0.7.51
address from Control Word
F/F 574 clock delay [1.5.4.51
PAL isp22V10 delay [0, 7.51 and 244 buffer [1.5.4.51'and 4 ns carry over from the CY7C342 adder PAL
¡SP22V10 PAL [0,7.5] and 244 tHZOE [1.5,4.21
PAL isp22V10 delay [0.7.51
PAL ¡SP22V10 [0,7.51
CY7C123 read cycle [7nsl
tHZOE
573 latch [1.5.4.21
¡SP22V10 PAL [0,7.51 and latch 573 [1.5,4.21
PAL isp22V10 delay [0,7.51
a
PAL ¡SP22V10 delay [0,7.51
PAL ¡SP22V10 delay [0.7.5]
Delav from 573 latch

Max Marain
4.50
4.50
4.50
7.50
7.50
7.50
4.50
7.50
7.50
7.50
7.50
7.50
7.50
7.50
0
4.50
16
12
7.50
7.50
7
5
4.20
11.70
7.50
7.50
7.50
Q

B.1.14 Cell & Pointer Store RECEIVE 1, Sheet 14 (Timing Details)

i
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B.1.15 Cell & Pointer Store RECEIVE 2, Sheet 15 (Timing Diagram)

Min
1.50
1.50
1.50
0
0
0
1.50
0
0
0
0
0
0
0
0
1.50
5.50
1.50
0
0
0
5
1.50

Max Marqin
4.50
4.50
4.50
7.50
7.50
7.50
4.50
7.50
7.50
7.50
7.50
7.50
7.50
7.50
0
4.50
16
12
7.50
7.50
7
5
4.20
1 5 0 . 11.70

A:\TD \C SR PSR2.TD
C om m ent
tPH L for 574 Flip-flopf1.5,4.51
ATM siqnal from the Control Wordf 15:01
S TAR T siqnal from the Control W ord [15:01
tpd for ¡SP22V10 PAL
tpd for isp22V10 PAL
■
tpd for isp22V l 0 PAL
tPHL for 574 Flip-flopf 1.5,4.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay 10,7.51
PAL isp22V10 delay [0.7.51
PAL ¡SP22V10 delay [0,7.51
address from Control Word
F/F 574 clock delay [1.5,4.51
PAL ¡SP22V10 delay [0. 7.51 and 244 buffer [1.5,4.51 and 4 ns carry over from the C Y7C 342 adder PAL
¡SP22V10 PAL [0.7.51 and 244 tHZOE [1.5.4.21
PAL ¡SP22V10 delay [0.7.51
PAL ¡SP22V10 [0.7.51
CY7C123 read cycle [7nsl
tHZOE
573 latch [1.5.4.21
'
iso22V10 PAL fO.7.51 and latch 573 M .5.4.21
"

B.1.16 Cell & Pointer Store RECEIVE 2, Sheet 16 (Timing Details)

Row
Name
Form ula
1
D 574 tPHL [1.50,4.501
2
D 574 tPHL [1.50.4.501
3
D 574 tPHL [1.50.4.501
4
D ¡SP22V10 t [0.7.501
5
|P . ¡SP22V10 t [0,7.501
6
D ¡SP22V10 t [0,7.501
7
D 574 tPHL [1.50.4.501
8
D ¡SP22V10 t [0,7.501
9
D isp22V10 t [0,7.501
10 D isp22V10 t [0,7.501
11 D ¡SP22V10 t [0.7.501
12 D isp22V10 t [0.7.501
13 D ¡SP22V10 t [0.7.501
14 D ¡SP22V10 t [0.7.501
15 D address val 0
16 D synch hiah [1.50.4.501
17 D address val [5.50.161
18 D address inv [1.50,121
19 D isp22V10 t [0,7-501
20 D address inV [0.7.501
21
D data valid [0,71
___
22 D data invalid 5
23 D sem aphore i1 .50.4.201
24 D sem aphore n . 50.11.701
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B.1.17 Cell & Pointer Store RECEIVE 3, Sheet 17 (Timing Diagram)

Min
1.50
1.50
1.50
1.50
0
0
0
1.50
1.50
0
0
0
1.50
0
0
0
0
3
15
10
1.50
1.50
0
0
1.50
1.50
1.50

A:\TD\CSR PSR1.TD
C om m ent
tPHL for 574 Flip-flop[1.5,4.51
ATM siqnal from the Control W ord[15:0l
STA R T siqnal from the Control W ord [15:0]
Delay from the Svnc Hwy RX to the Current Sync Hwy RX
tpd for ¡SP22V1 O P A L
.
tpd for isp22V10 PAL
tpd for isp22V10 PAL
isp22V10 delay [0.7.51 + latch 573 [1.5,4.51
tPH L for 574 Flip-flopf1.5.4.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0.7.51
PAL ¡SP22V10 delay [0,7.51
TRANSMIT siqnal from the Control Word [15:01
PAL ¡SP22V10 delay [0,7.51
PAL isp22V10 delay [0,7.51
PAL isp22V10 delay [0.7.51
PAL isp22V10 delay [0,7.51
address from the base pointer RX latch and a temp 573 latch and an isp22V10 PAL [0,7.51
M em ory read cycle for a CY7B144 Dual Port RAM
C Y7C 144 time for data bus to qo to Hiqh Z
Cell S em aphore RX is latched via 573 latch [1.5,4.51
PAL isp 22V10 delay fO. 7.51 and 573 latch [1.5,4.51
C Y7B144 tHZO E [101 + isp22V10 PAL [0,7.51
PAL ¡SP22V10 delay [0.7.51
PAL isp22V10 [0,7.51 and latch 573 i1 .5,4.51
address from the base pointer RX latch
PAL isp22V10 [0,7.51 and latch 573 [1.5.4.51

Max Margin
4.50
4.50
4.50
4.50
7.50
7.50
7.50
12
4.50
7.50
7.50
7.50
4.50
7.50
7.50
7.50
7.50
16.50
15
10
4.50
12
17.5C
7.50
12
4.50
12

!

.................

........
" '

.....

B.1.18 Cell & Pointer Store RECEIVE 3, Sheet 18 (Timing Details)

Row
Name
Formula
1
ID 574 tPHL [1.50,4.501
2
L> 574 tPHL M .50,4.501
3
D 574 tPHL n .50.4.501
4
U 574 tPHL [1.50,4.501
5
D ¡SP22V10 t [0,7.501
6__ [U_ ¡SP22V10 t 10,7.501
7
D ¡SP22V10 t [0,7.501
8
L) sem aphore 11.50,121
y
U ¡574 tPHL [1.50.4.501
10 U ¡SP22V10 t 10,7.501
r— i
11 u iisp22V10 t [0.7.501
12 L) ISP22V10 tifO,7.501
13 U 574 tPHL [1.50,4.501
14 U ISP22V10 t [0,7.501
1b U isp22V lO t|[0,7.50l
1b U ISP22V10 t [0,7.501
1/
D isp22V10 tl [0,7.501
18 b address val [3,16.501
19 u j 144 tRC
15
20 i D 144 tHZOE 10
21
U sem aphore [1.50.4.501
22 L) address val [1.50,121
23 D address inv [0,17.501
24 U ¡SP22V10 t [0,7.501
2b U address inv1[1.50,121
2b U data valid [1.50,4.501
2/
L) data invalid [1.50,12]
2y P $D1
I

''J
G)

*

PAL Equations used in the Hardware Design of the A-MAC
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Appendix C. PAL Equations
used in the Hardware Design of
the A-M AC

C.1 Outline
This appendix contains all of the Programmable Array Logic (PAL)
code used in the design of the A-MAC. There were two types o f PAL
code written for the design: PALASM and MAXPLUS. Each PAL in the
A-MAC design is listed in Table C. 1.

Table C.1

PAL C o de W ritten fo r the A -M A C Design.
Filename

Device Number

Device Type

arb.tdf

D136

MAXPLUS

csr.pds

D107

PALASM

csr_add.tdf

D127

MAXPLUS

csr_comp.tdf

D132

MAXPLUS

cstl.pds

D108

PALASM

cst2.pds

D109

PALASM

cst_add.tdf

D128

MAXPLUS

cst_comp.tdf

D133

MAXPLUS

cws.pds

D106

PALASM

cws_cnt.tdf

D131

MAXPLUS

init_shi.tdf

D130

MAXPLUS

psr.pds

DUO

PALASM

psr_add.tdf

D124

MAXPLUS

pst.pds

Dill

PALASM

pst_add.tdf

D125

MAXPLUS

req_grtl.tdf

D123

MAXPLUS

sara_r.pds

D112

PALASM

sara_rl.tdf

D134

MAXPLUS

sara_r2.tdf

D129

MAXPLUS

sara_s.pds

D113

PALASM

sara_s.tdf

D135

MAXPLUS
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C.1.1 arb.tdf
**------- ■ -“ ~ " " ~ " " w~,r’r ”

********************************************

This PAL. provides registers to hold the sequence number and the
total number of A-MACs in a hub (as provided by Network
Management) and handles the Futurebus+ arbitration.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 5/10/1994

* * * * * * * * * * * * * * * +*** +* +* +++++lt1'*1eit*1i1rlr*±*1Ht* +1r1t1rii*1t*1t*1t**1t
TITLE
*Futurebus+ Arbitration';
DESIGN is 'arbitration'
BEGIN
DEVICE is *cy7c343-25'
BEGIN
% inputs
%
local_bclk_n
micro_read
micro_write
amac_datal
amac_data2
amac_data3
amac_data4
amac_data5
amac_data6
amac_data7
amac_data8
amac_data9
amac_datalO
amac_datall
amac_data!2
amac_datal3
pal_select
c_sync
all_assert
win_gt
cell_sem_tx
atm
start_byte
micro_reset
: INPUT;

0 34,
0
9,
0 11,
0 4,
0 5,
0 6,
0 7,
0 8,
0 15,
0 16,
0 17,
0 18,
0 19,
0 20,
0 13,
0 1.
0 12,
0 35
0 33,
0 31,
0 41,
0 40,
0 44,
0 38,

% outputs
compete_n
latch_cn_n
ab_re_n
compO
compì
comp2
comp3
comp4
win
vpi_vci
startup_n
: OUTPUT;
END;

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

/ (byte clock)
read signal from micro
write signal from micro
bit 1 of A-MAC Data bus
bit 2 of A-MAC Data bus
bit 3 of A-MAC Data bus
bit 4 of A-MAC Data bus
bit 5 of A-MAC Data bus
bit 6 of A-MAC Data bus
bit 7 of A-MAC Data bus
bit 8 of A-MAC Data bus
bit 9 of A-MAC Data bus
bit 10 of A-MAC Data bus
bit 11 of A-MAC Data bus
bit 12 of A-MAC Data bus
bit 13 of A-MAC Data bus
chip select for this PAL
C-SYNC used to reset arb.
all bus nums. are asserted
DS3885 win signal
Do we arbitrate?
ATM cell (from Control Word)
start byte of an ATM cell
micro reset signal (PRES)

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

tell DS3885 to compete
tell DS3885 to latch arb num
enable DS3885 outputs
competition number 0
competition number 1
competition number 2
competition number 3
competition number 4
tell SHI we have won
Use either VPI or VCI for LUT
STARTUP signal to reset A-MAC

%
%
%
%
%
%
%
%
%
%
%

%
0
0
0
0
0
0
0
0
0
0
0

22,
29,
30,
28,
27,
26,
24,
23,
42,
39,
37

%
%
%
%
%
%
%
%
%
%
%

END;
SUBDESIGN

arbitration

(

% inputs
local_bclk_n
micro_read
micro_write
amac_datal
amac_data2
amac_data3
amac_data4
amac_data5
amac_data6
amac_data7
amac_data8
amac_data9
amac_datal0
amac_datall
amac_datal2
amac_datal3
pal_select
c_sync
all_assert
win_gt
cell_sem_tx
atm
start_byte
micro_reset
: INPUT;

%
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

34,
9,
11,
4,
5,
6,
7,
8,
15,
16,
17,
18,
19,
20,
13,
1,
12,
35
33,
31,
41,
40,
44,
38,

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

0
0
0
0
0
0
0
0
0
0
0

22,
29,
30,
28,
27,
26,
24,
23,
42,
39,
37

%
%
%
%
%
%
%
%
%
%
%

% outputs
compete_n
latch_cn_n
ab_re_n
compO
compì
comp2
comp3
comp 4
win
vpi_vci
startup_n
: OUTPUT;

/ (byte clock)
read signal from micro
write signal from micro
bit 1 of A-MAC Data bus
bit 2 of A-MAC Data bus
bit 3 of A-MAC Data bus
bit 4 of A-MAC Data bus
bit 5 of A-MAC Data bus
bit 6 of A-MAC Data bus
bit 7 of A-MAC Data bus
bit 8 of A-MAC Data bus
bit 9 of A-MAC Data bus
bit 10 of A-MAC Data bus
bit 11 of A-MAC Data bus
bit 12 of A-MAC Data bus
bit 13 of A-MAC Data bus
chip select for this PAL
C-SYNC used to reset arb.
all bus nums. are asserted
DS3885 win signal
Do we arbitrate?
ATM cell (from Control Word)
start byte of an ATM cell
micro reset signal (PRES)

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

tell DS3885 to compete
tell DS3885 to latch arb num
enable DS3885 outputs
competition number 0
competition number 1
competition number 2
competition number 3
competition number 4
tell SHI we have won
Use either VPI or VCI for LUT
STARTUP signal to reset A-MAC

%
%
%
%
%
%
%
%
%
%
%

%

%
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>
VARIABLE
% store the Cell Semaphore TX flag %
arbitrate,
% store the sequence number of this A-MAC %
sequence_num[4..0],
% store the total number of A-MACs in this hub %
total_num[4..0]
% 5 bit store for the current arbitration number %
arbitration_num[4..0]
: LATCH;

BEGIN
% Read in and store the A-MAC's sequence_number,
total_number, VPI/VCI and STARTUP signals.
These come from the El/Tl microprocessor (MC68302) %
sequence_num[].ena = /pal_select;
sequence_num[4..0].d = amac_data[5..1];
total_num[].ena = /pal_select;
total_num[4..0].d = amac_data[10..6];
vpi_vci.ena = /pal_select;
vpi_vci.d = amac_data[ll] ;
s tartup_n.ena = /pal_select;
startup_n.d = amac_data[12];
% latch the Cell Semaphore TX signal to know
when to arbitrate %
arbitrate.ena = atm AND start_byte AND local_bclk_n;
arbitrate.d = cell_sem_tx;
% Update the arbitration number;
IF (c_sync OR /startup)
THEN
(arbitration_num[4..0].d == sequence_num[4..0].d))
% load with the sequence number %
ELSIF (atm AND start_byte AND
(arbitration_num[4..0].d == total_num[4..0].d))
THEN
% reset back to one %
arbitration_num[4..0).d = 1;
ELSIF (atm AND start_byte)
THEN
arbitration_num[4..0).d = arbitration_num[4..0].d + 1;
% increment by one %
END IF;
% assign the competition number for arbitration %
comp[4..0] = arbitration_num[4..0].d;
% determine if we are to arbitrate %
IF (atm AND start_byte AND arbitrate)
THEN
ab_re_n = GND;
latch_cn_n = GND;
compete_n = GND;
ELSIF (arbitrate)
THEN
ab_re_n = GND;
compete_n = GND;
£.friO IF ;

% determine if we won the arbitration %
win = /win_gt AND arbitrate;
END;

C.1.2 csr.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE
CHIP CSRPAL

CSR.PDS
001
001

BERNARD GIANNETTI
AWADI, LAN PRODUCTS
7/9/1994
PAL22V10

; This PAL drives boolean logic which controls the Cell Store Receive
: of the Synchronous Highway Interface (SHI)
; PAL MODS
NAME
LOCAL_BCLK
ATM
START_BYTE
END_BYTE

I No.
1 TH
;
;
;
;

@1
@2
@3
@4

I No. I
1 SMD 1
@2
03
04
05

DESCRIPTION
IN
IN
IN
IN

Byte clock
Current byte is ATM
Current byte is start of cell
Current byte is end of cell
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TRANSMIT_IN
; 05
06
IN
Did we transmit the current cell
PTR_SEM_RX ; 06
07
IN
Pointer Semaphore RX
CELL_SEM_RX
07
09
IN
Cell Semaphore RX
BUSY; 08
010
IN
Busy/Idle bit of incoming ATM cells
EQUAL; 09
011
IN
Cell Store RX last address reached
STARTUP_N; 010
012
IN
STARTUP (reset) signal for A-MAC
WIN
011
013
IN
Did we win the last arbitration?
GND
012
014
GND
ncl
013
016
IN
not connected
BUF_CSRl_OE; 014
017
OUT
CSR1(7:0) Buffer OE
LATCH_C0PX_0E; 015
018
OUT
Cell Store RX Latch OE
LATCH_COPX E 016
019
OUT
Cell Store RX Latch ENABLE
C ELL_S EM_L_E; 017
020
OUT
Cell Semaphore RX Latch ENABLE
BUF_CSR3_OE; 018
021
OUT
Buffer CSR3(12:0) OE
LATCH_CSR2_0E; 019
023
OUT
CSR2(12:0) Latch OE
LATCH_CSR2_E 020
024
OUT
CSR2(12:0) Latch E
CSTX_CE
; 021
025
OUT
CE for Cell Store RX
CSTX_OE; 022
026
OUT
OE for Cell Store RX
CSTX_RW; 023
027
OUT
R/W for Cell Store RX
; 024
VCC
028
VCC
global
; 025
software fix
; drive the outputs based on the input control signals
EQUATIONS
/BUF_CSR1_0E:= (ATM * /START_BYTE * PTR_SEM_RX * LOCAL_BCLK)
LATCH_COPX_OE:= (ATM * STARTJBYTE * /BUSY * /TRANSMIT_IN)
LATCH_COPX_E:= (ATM * START_BYTE * /BUSY * /TRANSMIT_IN * /LOCAL_BCLK)
CELL_SEM_L_E:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BCLK)
/BUF_CSR3_OE:= (ATM * START_BYTE * BUSY * /TRASNMIT_IN * /EQUAL * LOCAL_BCLK
* STARTUP_N)
/LATCH_CSR2_0E:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BCLK)
LATCH_CSR2_E:= (/STARTUP_N + ATM * START_BYTE * BUSY * /TRANSMIT_IN *
LOCAL_BCLK)
/CSTX_CE:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BCLK)
+
(ATM * END_BYTE * PTR_SEM_RX * /LOCAL_BCLK)
+ (ATM * /START_BYTE * PTR_SEM_RX * LOCAL_BCLK)
CSTX_OE:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BCLK)
CSTX_RW:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BCLK)

C.1.3 csr_add.tdf
This PAL provides an adder for the Cell Store Receive.
It adds 54 to the base pointer to produce the offset pointer
to write the byte into the Cell Store Receive Dual Port RAM.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 26/9/1994
******************************★**********★**********************%
TITLE'Cell Store Receive Adder';
DESIGN is *CSR_ADD'
BEGIN
DEVICE is *cy7c343-25'
BEGIN
baseO09,% bit 0 of base pointer %
baselSll,
base2012,
base3013,
base4@31,
base5033,
base6034,
base7035,
base802,
base904,
baselO05,
basell06,
basel207
: INPUT;
outO04O,% bit 0 of result %
outl039,
out2038,
out3037,
out403O,
out5029,
out6028,
out7027,
out8026,
out9024,
outlO023,
outll022,
outl202O
: OUTPUT;
END;
END;
SUBDESIGN CSR_ADD
(
base[12..0],% holds the base pointer %
: INPUT;
out[12..0]% the sum %
: OUTPUT;

)

BEGIN
out[] = base[] + 54;
END;

C.1.4 csr_comp.tdf
%***************************************************************
This PAL provides a comparator for the Cell Store Receive,
comparing the base pointer to the maximum pointer value.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 27/9/1994

****************************************************************^

TITLE'Cell Store Receive Comparator";
DESIGN is *CSR_COMP"
BEGIN
DEVICE is *cy7c344-25"
BEGIN
aO06,% bit 0 of current pointer %
al07,
a208,
a309,
a4@20,
a5021,
a6022,
a7023,
a802,
a903,
alO04,
all05,
al201O,
: INPUT;
equal016 % current ptr and max value are equal %
: OUTPUT;

END;
END;

SUBDESIGN CSR_COMP

(

a[12..0],% holds the current pointer %
: INPUT;

)

BEGIN

IF ( a t ! = 8100)
THEN equal = VCC;
END;

C.1.5 cstl.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

CST1.PDS
001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS
7/9/1994

CHIP CSTPAL PAL22V10
; This PAL drives boolean logic which controls the Cell Store Transmit
: of the Synchronous Highway Interface (SHI)
;

No.

NAME

1 TH

nc2
GND
EQUAL
CELL SEM L E
CELL SEM L OE
BUF CST2 OE
LATCH CST1 OE
LATCH CST1 E
BUF INIT53 OE
CSTX CE ; 020
CSTX OE
CSTX RW ; 022
CUR PTR_L E ;
VCC
global

1

Byte clock
Current byte is ATM
Current byte is start of cell
Current byte is end of cell
05
TRANSMIT bit from Control Word
IN
06
Busy/Idle bit of the ATM cell
IN
07
Active LOW signal for A-MAC reset
IN
09
IN Did we win the last arbitration?
Pointer Semaphore TX
IN
011
not connected
IN
012
010
not connected
IN
013
011
GND
014
012
Are we at end the of Cell Store TX?
IN
016
013
Cell Semaphore Latch ENABLE
OUT
017
014
Cell Semaphore Latch OUTPUT ENABLE
OUT
018
015
CST2(12:0) Buffer OE
OUT
019
016
CST1(12:0)
Latch OE
; 017
OUT
020
CSTl(12:0) Latch E
OUT
021
018
CST1(12 :) Buffer OE
• 019
OUT
023
Cell Store Transmit CE
OUT
024
; 021
OUT CSTX OE
025
CSTX R/W
026
OUT
CSTX Latch ENABLE
OUT
023
027
; 024
VCC
028
software fix
; 025

LOCAL BCLK
ATM
START BYTE
END BYTE
TRANSMIT IN ; 05
BUSY
; 06
STARTUP N ; 07
WIN ; 08
010
PTR SEM TX ; 09
nel

DESCRIPTION

I No. I
1 SMD 1

01
02
03
04

02
03

@4

IN
IN
IN
IN

; drive the outputs based on the input control signals
EQUATIONS
; Enable for the Latch holding the Cell Semaphore TX
CELL_SEM_L_E := (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN)
; latch the Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)

; latch the Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
; latch the Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; latch the Cell Semaphore TX
; OE for the Latch holding the Cell Semaphore TX
/CELL_SEM_L_OE := VCC;
; Buffer for the addition result
/BUF_CST2_OE := (/EQUAL * LOCAL_BLCK * ATM * START_BYTE * /BUSY * WIN)
; initialise the Next Ptr to zero
; latch which holds the 'Next Pointer' for the CSTX
/LATCH_CST1_0E := (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; output the Next Ptr address to check for Cell Sem TX
; latch which holds the "Next Pointer' for the CSTX
LATCH_CST1_E := /STARTUP_N
; initialise for STARTUP_N
+ (LOCAL_BLCK * ATM * START_BYTE * /BUSY * WIN)
; read in the incremented pointer
; holds the value of 53 to initialise the “Next Pointer'
/BUF_INIT5 3_0E := /STARTUP_N
; initialise the Next Pointer to '53'
; CE for Cell Store TX DPRAM
/CSTX_CE := (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * END_BYTE * PTR_SEM_TX)
; reset Cell Semaphore TX to zero
+ (LOCAL_BCLK * ATM * END_BYTE * PTR_SEM_TX)
; read out the last byte of the current ATM cell
+ (LOCAL_BCLK * ATM * /START_BYTE * /END_BYTE * PTR_SEM_TX)
; read out a middle byte of the current ATM cell
; OE for Cell Store TX DPRAM
/CSTX_OE := (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN )
; read Cell Semaphore
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; read Cell Semaphore TX
+ (LOCAL_BCLK * ATM * END_BYTE * PTR_SEM_TX)
; read out the last byte of the current ATM cell
+ (LOCAL_BCLK * ATM * /START_BYTE * /END_BYTE * PTR_SEM_TX)
; read out a middle byte of the current ATM cell
; R/W for Cell Store TX DPRAM
CSTX_RW := (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN)
; read Cell Semaphore
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
; read Cell Semaphore TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; read Cell Semaphore TX
+ (LOCAL_BCLK * ATM * END_BYTE * PTR_SEM_TX)
; read out the last byte of the current ATM cell
+ (LOCAL_BCLK * ATM * /START_BYTE * /END_BYTE * PTR_SEM_TX)
; read out a middle byte of the current ATM cell
; E of latch for the Cell Store TX DPRAM
CUR_PTR_L_E := (LOCAL_BCLK * ATM * START_BYTE * WIN)

C.1.6 cst2.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

CST2.PDS
001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS
7/9/1994

CHIP CSTPAL PAL22V10
; This PAL drives boolean logic which controls the Cell Store Transmit
: of the Synchronous Highway Interface (SHI)
; PAL MODS
NAME
LOCAL_BCLK
ATM
START_BYTE
END_BYTE
TRANSMIT_IN
BUSY
STARTUP_N ;
WIN ; @8
PTR_SEM_TX

1 1 1
; 05
; @6
@7
010
09

No.
TH

No.
SMD

01
02
03
04

02
03
04
05

06
07
09
IN
011

DESCRIPTION

Byte clock
Current byte is ATM
Current byte is start of cell
Current byte is end of cell
TRANSMIT
bit from Control Word
IN
Busy/Idle bit of the ATM cell
IN
IN
Active LOW signal for A-MAC reset
Did we win the last arbitration?
IN
Pointer Semaphore TX
IN
IN
IN
IN

ncl
; 010
012
nc2
; 011
013
GND
; 012
014
nc3 ; 013
016
IN
LATCH_PST2_OE ; 014
017
PST3_BUF_OE ; 015
018
PST1_LATCH_0E ; 016
019
PST1_LATCH_E
017
020
B_I_CELL_SEM
018
021
LATCH_CST4_E
019
023
TRANSMIT_OUT
020
024
LATCH_CST3_E
021
025
LATCH_C ST3 _OE ; 022
026
CUR_PTR_L_OE
027
023
VCC
; 024
028
global
; 025

IN
IN

not connected
not connected
GND
not connected
OUT
OE for PST2(13:0) Latch
OUT
PST3 Buffer OE
OUT
OE for PST1 latch
OUT
EN for PST1 latch
OUT
Sets the B/I bit and the Cell Sem.
OUT
CST4(8:0) Latch E
OUT
Do we transmit the current byte?
OUT CST3(7:0) Latch E
OUT
CST3(7:0) Latch OE
OUT
CSTX Latch OUTPUT ENABLE
VCC
software fix

; drive the outputs based on the input control signals
EQUATIONS
/LATCH_PST2_OE := (ATM * /START_BYTE * /STARTUP_N)
/PST3_BUF_0E := (ATM * END_BYTE * /LOCAL_BCLK)
B_I_CELL_SEM := (ATM * START_BYTE * /BUSY * WIN)
B_I_CELL_SEM.OE := (ATM * START_BYTE * BUSY* TRANSMIT_IN
+
AIM * START_BYTE * /BUSY * WIN
+
ATM * END_BYTE * PTR_SEM_TX)
LATCH_CST4_E := VCC
TRANSMIT_OUT := (ATM * START_BYTE * /BUSY * WIN)
LATCH_CST3_E := (ATM * START_BYTE * /BUSY * WIN * /LOCAL_BCLK)
/LATCH_CST3_0E := VCC
/CUR_PTR_L_OE := (ATM * START_BYTE * /BUSY * WIN)
PST1_LATCH_E := (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN)
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
/PST1_LATCH_0E := (/STARTUP_N)
+
(LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)

C.1.7 cst_add.tdf
%***************************************************************
This PAL provides an adder for the Cell Store Transmit.
It adds 54 to the base pointer to produce the offset pointer
to write the byte into the Cell Store Transmit Dual Port RAM.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 26/9/1994
****************************************************************%
TITLE"Cell Store Transmit Adder';
DESIGN is *CST_ADD'
BEGIN
DEVICE is *cy7c343-25'
BEGIN
baseO09,% bit 0 of base pointer %
basel&ll,
base2012,
base3013,
base4031,
base5033,
base6034,
base7035,
base802,
base904,
baselO05,
basell06,
basel207,
: INPUT;
outO04O,% bit 0 of result %
outl039,
out2038,
out3037,
out403O,
out5029,
out6028,
out7027,
out8026,
out9024,
outlO023,
outll022,
outl202O
: OUTPUT;

END;
END;
SUBDESIGN CST_ADD
(

base[12..0),% holds the base pointer %
: IN PUT;

out[12..0]% the sum %
: OUTPUT;

)

VARIABLE

185
out[12..0]
: DFF;
BEGIN
out[] = base[] + 54;
END;

C.1.8 cst_comp.tdf
This PAL provides a comparator for the Cell Store Transmit,
comparing the base pointer to the maximum pointer value.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 26/9/1994

*»t****»i*i**i*»*i**t«*****t*n ***n ****t*in **t**t***,*,t t t „ , t ,j

TITLE"Cell Store Transmit Comparator';
DESIGN is *CST_COMP'
BEGIN
DEVICE is *cy7c344-25'
BEGIN
aO06,% bit 0 of current pointer %
al®7,
a208,
a3@9,
a4820,
a5®21,
a6022,
a7®23,
a802,
a9®3,
alO04,
all®5,
al2@10,
: INPUT;
equal@16% current ptr and max value are equal %
: OUTPUT;
END;
END;
SUBDESIGN CST_COMP

(

a[12..0],% holds the current pointer %
: INPUT;

)

'

BEGIN
IF (a[] = 8100)
THEN equal = VCC;
END;

C.1.9 cws.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

CWS.PDS
001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS
7/9/1994

CHIP CWSPAL PAL22V10
; This PAL drives boolean logic which controls the Control Word Store
; of the Synchronous Highway Interface (SHI)
NAME

No.
TH

I No. I
1 SMD 1

LOCAL BCLK
01
ATM
02
START BYTE
03
END BYTE
04
TRANSMIT IN
05
BUSY; 06
07
IN
STARTUP N; 07
09
WIN; 08
010
IN
nel
09
nc2
010
nc3
011
GND
012
nc4
013
CWS3_FF_CLK; 014
017
CW_FF_OE; 015
018
CW_FF_CLK; 016
019
CWS2_L_E; 017
020
CWS2_L_OE; 018
021
R W; 019
023
OUT
TRAN SMIT_OUT
020
BUFFERS
021
OE
022
CE
023
VCC
024
global
025
EQUATIONS
CWS3_FF_CLK:= LOCAL_BCLK

DESCRIPTION

|

Byte clock
IN
Current byte is ATM
IN
Current byte is start of cell
IN
Current byte is end of cell
IN
Did we transmit the current cell
IN
Busy/Idle bit of ATM cell
STARTUP signal for A-MAC reset
IN
Did we win the previous arbitration
not connected
011
IN
not connected
012
IN
not connected
013
IN
014
GND
not connected
016
IN
CWS3 Flip-flop CLK
OUT
CW Flip-Flop OE
OUT
OUT
CW Flip-flop CLK
OUT
CWS2 Latch E
OUT
CWS 2 Latch OE
Read/Write for Control Word
024
OUT
tell Control Word we are xmitting
025
OUT
OE for Control Word buffers
026
OUT
Output Enable for Control Word
027
OUT
Chip Enable for Control Word
®28
VCC
software fix
02
03
04
05
06

186

/CW_FF_OE:= VCC
CW_FF_CLK:= /LOCAL_BCLK
CWS2_L_E:= LOCAL_BCLK
/CWS2_L_0E:= VCC
R_W:= LOCAL_BCLK
; Control Word Transmit bit
TRANSMIT_OUT: = (ATM * START_BYTE * /BUSY * WIN)
; tell Control Word we are using the current cell (slot)
; Control Word buffer
/BUFFERS:= (ATM * START * /LOCAL_BCLK) * (BUSY * TRANSMIT_IN + /BUSY * WIN)
; enable buffers to write the Control Word back
; Control Word DPRAM OE
/OE:= (LOCAL_BCLK * /STARTUP_N)
; output enable to read the Control Word
; Control Word DPRAM CE
/CE:= (ATM * START * BUSY * TRANSMIT_IN * /LOCAL_BCLK)
; transmitted current cell, so clear transmit bit
+ (ATM * START * /BUSY * WIN * /LOCAL_BCLK)
; transmitting current cell, so set transmit bit
+ (LOCAL_BLCK * /STARTUP_N)
; reading the current Control Word

C.1.10 cws cnt.tdf
%***************************************************************
This PAL provides a counter for the Control Word Store Dual Port
RAM address lines.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 27/9/1994
****************************************************************^
TITLE“Counter for the address for the Control Word Store DPRAM';
DESIGN is “CWS_CNT"
BEGIN
DEVICE is *cy7c344-25'
BEGIN
local_bclk_n®9,
c_sync®6
: INPUT;
address0®2,
addressl®3,
address2®4,
address3@5,
address4®10,
address5011,
address6®12,
address7@13,
address8®17,
address9®18,
addresslO019,
addressll®24,
CWS3_FF_OE®16
: OUTPUT;
END;
END;
SUBDESIGN CWS_CNT

(

% inputs %
local_bclk_n,% byte clock%
c_sync% reset signal from A-MAC%
: INPUT;
% outputs%
address[11..0],% address lines for CWS DPRAM%
CWS3_FF_OE% OE for F/F for CWS address%
: OUTPUT;

)

VARIABLE
% 12 bit counter for the Control Word Store %
address[11..0],
: DFF;
BEGIN
% assign counter clock %
address[11..0].elk = local_bclk_n;
% define the address counter %
IF(c_sync)
THEN
address[11..0] = 0;
% reset the counter to 0 %
ELSE
address[11..0] = address[11..0] + 1;
% increment the counter %
END IF;
% OE the Flip-flop which holds the current address for the CWS %
/CWS3_FF_OE = VCC;
END;
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C.1.11 init_shi.tdf
^*************************************************** ************

This PAL provides a counter for the initialisation of the
Cell Store and Pointer Store, Transmit and Receive sections
of the SHI.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 5/10/1994
****************************************************************^
TITLE“Initialise SHI';
DESIGN is *init_shi'
BEGIN
DEVICE is “cy7c344-25'
BEGIN
local_bclk® 9,% byte clock%
startup_n® 6% reset signal from A-MAC%
: INPUT;
addressO® 2, % address bit 0 of SHI RAM%
address10 3, % address bit 1 of SHI RAM%
address2® 4, % address bit 2 of SHI RAM%
address3® 5, % address bit 3 of SHI RAM%
address4® 10,% address bit 4 of SHI RAM%
address5® 11,% address bit 5 of SHI RAM%
address6® 12,% address bit 6 of SHI RAM%
address7® 13,% address bit 7 of SHI RAM%
address80 16,% address bit 8 of SHI RAM%
address9® 17,% address bit 9 of SHI RAM%
addresslO® 18,% address bit 10 of SHI RAM%
addressll® 19,% address bit 11 of SHI RAM%
addressl2 @ 24,% address bit 12 of SHI RAM%
r_w® 25,% R/W of SHI RAM%
csl® 26,% Chip selectl of SHI RAM%
cs2@ 27% Chip select2 of SHI RAM%
: OUTPUT;
END;
END;
SUBDESIGNini t_shi

(

local_bclk,% byte clock%
startup_n% reset signal from A-MAC%
: INPUT;
address0,% address bit 0 of SHI RAM%
addressl,% address bit 1 of SHI RAM%
address2,% address bit 2 of SHI RAM%
address3,% address bit 3 of SHI RAM%
address4,% address bit 4 of SHI RAM%
address5,% address bit 5 of SHI RAM%
address6,% address bit 6 of SHI RAM%
address7,% address bit 7 of SHI RAM%
address8,% address bit 8 of SHI RAM%
address9,% address bit 9 of SHI RAM%
address10,% address bit 10 of SHI RAM%
addressll,% address bit 11 of SHI RAM%
addressl2 ,% address bit 12 of SHI RAM%
r_w,% R/W of SHI RAM%
csl,% Chip selectl of SHI RAM%
cs2% Chip select2 of SHI RAM%
: OUTPUT;

)

VARIABLE
% 12 bit counter for the SHI RAM address %
address_cntr[12..0]
: DFF;
BEGIN
% assign counter clock %
address_cntr[12..0].elk = local_bclk;
% define the address counter which holds the
currrent address to initialise SHI RAMs %
IF(startup_n)
THEN
address_cntr[12..0] = H'O';
% reset the counter to 0 %
ELSE% initialise SHI RAMs %
THEN
address_cntr[12..0] = address_cntr[12. .0] + 1;
% increment counter for next address %
END IF;
% latch out the current address
and drive the control signals %
address.oe = /startup_n;
address[12..0] = address_cntr[12.0] ;
r_w.oe = startup_n;
r_w = GND;
csl.oe = /startup_n;
cs2 = GND;
cs2.oe = /startup_n;
cs2 = VCC;
END;
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C.1.12 psr.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

PSR.PDS
001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS
7/9/1994

CHIP PSRPAL PAL22V10
; This PAL drives boolean logic which controls the Pointer Store Receive
: of the Synchronous Highway Interface (SHI)
; PAL MODS
;

NAME

No. I No. I
TH 1 SMD 1

LOCAL_BCLK
01
ATM
02
START_BYTE
03
END_BYTE
04
TRANSMIT_IN
05
PTR_SEM_RX; 06
07
CELL SEM_RX; 06
09
BUSY; 06
010
IN
STARTUP_N; 07
011
WIN; 08
012
IN
nel
011
GND
012
nc2
013
nc3; 014
017
OUT
PSR3_BUF_OE
015
PSRX_SEM
016
PSR4_BUF_OE
017
PSR1_L_EN; 018
021
PSRl_L_OE; 019
023
PSRX_WE; 020
024
PSRX_OE; 021
025
PSRX CS2
022
PSRX CS1
023
VCC
024
global
025

02
03
04
05
06

DESCRIPTION
IN
IN
IN
IN
IN

Byte clock
Current byte is ATM
Current byte is start of cell
Current byte is end of cell
Did we transmit the current cell
IN
Pointer Semaphore RX
IN
Cell Semaphore RX
Busy/ Idle bit of ATM cell
IN
STARTUP signal for A-MAC reset
Did we win the last arbitration?
013
IN
not connected
014
GND
016
IN
not connected
not connected
018
OUT
OE for buffer of PSR3(12:0) bus
019
OUT
Setting the PSRX semaphore
020
OUT
OE for buffer of PSR4(12:0) bus
OUT
PSRX latch INPUT ENABLE
OUT
PSRX latch OUTPUT ENABLE
OUT
PSRX WE
OUT
PSRX OE
026
OUT
PSRX CS2
027
OUT
PSRX CS1
028
VCC
software fix

; drive the outputs based on the input control signals
EQUATIONS
/PSR3_BUF_OE:= (ATM * END_BYTE * PTR_SEM_RX * /LOCAL_BCLK)
PSRX_SEM := (ATM * START_BYTE * BUSY * /TRANSMIT_IN)
/PSR4_BUF_OE:= (ATM * /START_BYTE * PTR_SEM_RX * LOCAL_BCLK)
PSR1_L_EN:= (ATM * /START_BYTE * /LOCAL_BCLK)
/PSRl_L_OE:= (ATM * /START_BYTE)
PSRX_WE:= (ATM * /START_BYTE * /LOCAL_BCLK)
/PSRX_OE:= (ATM * /START_BYTE * /LOCAL_BCLK)
PSRX—CS2:= /PSRX_CS1;
/PSRX_CS1:= (ATM * START_BYTE * BUSY * /TRANSMIT_IN * /LOCAL_BLCK)
+ (ATM * /START_BYTE * /LOCAL_BCLK)
+ (ATM * END_BYTE * PTR_SEM_RX * LOCAL_BCLK)

C.1.13 psr_add.tdf
This PAL provides an adder for the Pointer Store Receive.
It adds the base pointer to the byte number from the Control
Word to produce the offset pointer to write the byte into
the Pointer Store Receive Dual Port RAM.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 26/9/1994
****★***************★***************★***********************'
TITLE*Pointer Store Receive Adder';
DESIGN is *PSR_ADD'
BEGIN
DEVICE is *cy7c342-25'
BEGIN
baseO01,% bit 0 of base pointer %
basel02,
base2032,
base3034,
base4035,
base5036,
base6068,
base7066,
base804,
base905,
baselO06,
basell07,
basel208,
byteO011,% bit 0 of byte number %
bytel012,
byte2013,
byte3014,
byte4015,
byte5017
: INPUT;
outO04O,% bit 0 of result %
outl039,
out2038.

%

out3031,
out403O,
out5829,
out6028,
out7827,
out8026,
out9025,
outlO024,
outll023,
outl2022
: OUTPUT;
END;
END;
SUBDESIGNPSR_ADD

(

base[12..0],% holds the base pointer %
byte[5..0]% holds the byte number %
: INPUT;

out[12..0]% the sum of the base ptr. and byte no. %
: OUTPUT;

)

VARIABLE
out[12..0]
: DFF;
BEGIN

out[J = base[] + byte[];
END;

C.1.14 pst.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

PST.PDS

001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS

7/9/1994

CHIP PST1PAL PAL22V10
; This PAL drives boolean logic which controls the Pointer Store Transmit
; of the Synchronous Highway Interface (SHI)
; PAL MODS
;

NAME

LOCAL BCLK
ATM
START BYTE
END_BYTE
BUSY
WIN; 06
07
STARTUP—N; 07
PTR SEM_TX; 08
ncl
nc2
nc3
GND
nc4
PSTX SEM
LATCH—PST2 E
RAM WE
RAM_OE
RAM_CS2
RAM—CSl
BUF PST4 OE
BUF PST1 OE
NPTXL OE
NPTXL E
VCC
global

No. I No. I
TH 1 SMD 1
01
02
03
04
05
IN
89
010
09
010
011
012
013
814
015
016
017
018
019
020
021
022
023
024
025

DESCRIPTION

Byte clock
IN
Current byte is ATM
IN
Current byte is start of cell
IN
Current byte is end of cell
IN
Busy/Idle bit of ATM cell
IN
Did we win the previous arbitration
STARTUP signal for A-MAC reset
IN
Pointer Semaphore Transmit
IN
not connected
011
IN
not connected
012
IN
not connected
IN
013
GND
014
not connected
IN
016
Setting the PSTX semaphore
OUT
017
ENABLE for PST2(13:0) Latch
OUT
018
WE of Ptr Store TX RAM
OUT
019
OE of Ptr Store TX RAM
OUT
020
CS2 of Ptr Store TX RAM
OUT
021
CS1 of Ptr Store TX RAM
OUT
023
OE for PST4(12:0) Buffers
OUT
024
OE for PST1(12:0) Buffers
OUT
025
OE for Next Ptr TX latch
OUT
026
E for Next Ptr TX latch
OUT
027
VCC
028
software fix

02
03
04
05
06

EQUATIONS
; set the Ptr Semaphore TX appropriately
PSTX_SEM:= (ATM * START_BYTE * /BUSY * WIN)
; Enable for the PST2(13:0) latch
LATCH_PST2_E:= (/LOCAL_BCLK * ATM * /START_BYTE * STARTUP_N)
; read/write for the Pointer Store RAM
/RAM_WE;= (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; transmitting a cell
+ (LOCALJBLCK * ATM * END_BYTE * PTR_SEM_TX)
; end byte of cell, so clear PTR_SEM_TX
; Pointer Store RAM OE
/RAM—O E := (/LOCAL_BCLK * ATM * /START JBYTE)

; read PTR_SEM_TX
; Pointer Store RAM Chip Select 2
RAM—CS2:= /RAM—CSl
; inversion of RAM_CS1
; Pointer Store RAM Chip Select 1
/RAM—CSl:= (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; transmitting a cell, so set semaphore
+ (/LOCAL_BLCK * ATM * /START_BYTE)
; read pointer semaphore tx
+ (LOCAL_BCLK * ATM * END_BYTE)
; clear pointer semaphore tx
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; OE for PST4(12:0) buffer
/BUF_PST4_OE:= (ATM * /START_BYTE * PTR_SEM_TX * LOCAL_BCLK)
; OE for PST1(12:0) buffer
BUF_PSTl_OE:= (/LOCAL_BCLK * ATM * START_BYTE * BUSY * TRANSMIT_IN)
; latch out current ptr to Cell Store TX
+ (/LOCAL_BCLK * ATM * START_BYTE * BUSY * /TRANSMIT_IN)
; latch out current ptr to Cell Store TX
+ (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * /WIN)
; latch out current ptr to Cell Store TX
; Next Ptr TX latch OE
/NPTXL_0E:= (/LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)
; latch out current ptr to Ptr Store TX
; Next Ptr TX latch E
NPTXL_E:= (/STARTUP_N)
; initialise the pointer to zero
+

(LOCAL_BCLK * ATM * START_BYTE * /BUSY * WIN)

; increment the pointer

C.1.15 pst_add.tdf
This PAL provides an adder for the Pointer Store Transmit.
It adds the base pointer to the byte number from the Control
Word to produce the offset pointer to write the byte into
the Pointer Store Transmit Dual Port RAM.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 26/9/1994
TITLE"Pointer Store Transmit Adder';
DESIGN is *PST_J\DD'
BEGIN
DEVICE is *cy7c342-25'
BEGIN
baseO01,% bit 0 of base pointer %
basel02,
base2032,
base3034,
base4035,
base5036,
base6068,
base7066,
base804,
base905,
basel0@6,
basell07,
basel2@8,
byteO012,% bit 0 of byte number %
bytel013,
byte2014,
byte3015,
byte4017,
byte5018
: INPUT;

outO041,% bit 0 of result %
outl04O,
out2039,
out3038,
out4031,
out503O,
out6029,
out7028,
out8027,
out9026,
outlO025,
outll024,
outl2023
: OUTPUT;
END;
END;

SUBDESIGNPST_ADD
(
base[12..0],% holds the base pointer %
byte[5..0]% holds the byte number %
: INPUT;
out[12..0]% the sum of the base ptr. and byte no. %
: OUTPUT;

)

VARIABLE
out[12..0]
: DFF ;
BEGIN
out[] = base[] + byte[);
END;

C.1.16 req_grt1.tdf
%

*%

This PAL sorts out the CPU bus requests and grants
for the MPRI dongle on the El/Tl.
Designed by Mark Norris.
12/1/95
%

TITLE "Request & Grant Control";
DESIGN IS "REQ_GRT1"
BEGIN
DEVICE IS "CY7C342"
BEGIN
s_creqe 0 2, s_cmulr
s_cwrt
0 55, r_creqe
r_ccyc_n 0 34, r_cwrt
s_preqe 0 52, s_pcyc_n
r_pcyc_n 0 32, as_n
uds_n
0 6, sara_clk
rw
0 46, cs_4_n
addrl4
0 14, addrl3
bus_cwsn 0 22, cs_sup_n
s_cgrt
r_crdyn
s_prdyn
bg_ack_n
r_plwadr
en_add_n
mpri_now
write
oe_cws_n
cssarasn
sparel
END;
END;

0
0
0
0
0
0
0
0
0
0
0

25,
41,
38,
65,
61,
45,
42,
24,
29,
10,
12,

s_crdyn
cpu_reqn
r_pgrt
waiting
clk_add
face_d_i
face_a_i
read
cs_vci_n
cssararn
spare2

SUBDESIGN REQ_GRT1
(
s_creqe, % active
r_creqe, % active
s_preqe, % active
r_preqe, % active
s_cmulr,
r_cmulr,

%
%

high
high
high
high

0
0
0
0
0
0
0
0
0

56,
49,
48,
53,
23,
1,
36,
66,
4,

s_ccyc_n
r_cmulr
cpu_grtn
r_preqe
lds_n
bus_vcin
cs_5_n
addrl2
p_reset

0
0
0
0
0
0
0
0
0

57,
51,
19,
47,
18,
21,
35,
68,
15 : INPUT;

0
0
0
0
0
0
0
0
0
0
0

59,
63,
40,
5,
64,
31,
43,
26,
7,
9,
13,

r_cgrt
s_pgrt
r_prdyn
s_plwadr
en_dbufn
mpri_rw
ds_n
cs_cws_n
oe_vci_n
cs_set_n
dtack_n

0
0
0
0
0
0
0
0
0
0
0

27,
39,
60,
58,
44,
30,
62,
11,
28,
8,
17 : OUTPUT;

control
control
packet
packet

memory
memory
memory
memory

bus
bus
bus
bus

request
request
request
request

from
from
from
from

the
the
the
the

SARA-S
SARA-R
SARA-S
SARA-R

active high control memory multiple request from1 the SARAactive high control memory multiple request fromi the SARA-

s_ccyc_n, % active
r_ccyc_n, % active
s_pcyc_n, % active
r_pcyc_n. % active

low
low
low
low

control
control
packet
packet

memory
memory
memory
memory

cycle
cycle
cycle
cycle

start
start
start
start

from
from
from
from

the
the
the
the

s_cwrt,
r_cwrt,

%
%

active high control memory write from the SARA-S
active high control memory write from the SARA-R

sara_clk,

%

12.5MHz, ie , BCLK upside-down %

rw,
as_n,
lds_n,
uds_n,

%

incoming microprocessor signals

cs_5_n.
cs_4_n,

%
%

%
active low chip select for the VCI
active low chip select for SARA-R, SARA-S,
and the setup register %
control word store .

addr[14...12] ,

-

SARA-S
SARA-R
SARA-S
SARA-S

%
%
%
%

%
%

from the El/Tl card

%

% local address 1bits which are usually the
same as the normal microprocessor address
bits used to further decode cs_4_n
%

cpu_grtn, % active low bus grant back from the El/Tl card %
bus_cwsn, % active low busy from the control word store %
%
bus_vcin, % active low busy from the VCI
cs_sup_n, % an unused chip %
: INPUT;

p_reset

% active high reset %

s_cgrt.
r_cgrt,
s_pgrt,
r_pgrt.

%
%
%
%

active
active
active
active

high
high
high
high

control
control
packet
packet

memory
memory
memory
memory

bus
bus
bus
bus

grant
grant
grant
grant

to
to
to
to

the
the
the
the

SARA-S
SARA-R
SARA-S
SARA-R

%
%
%
%

s_crdyn,
r_crdyn,
s_prdyn,
r_prdyn,

%
%
%
%

active
active
active
active

low
low
low
low

control
control
packet
packet

memory
memory
memory
memory

bus
bus
bus
bus

ready
ready
ready
ready

to
to
to
to

the
the
the
the

SARA-S
SARA-R
SARA-S
SARA-R

%
%
%
%

s_plwadr, % to the SARA-S :
high =:> packet memory address on the PD bus
on the PD bus %
low =:> packet memory data
r_plwadr, % to the SARA-R :
high =:> packet memory address on the PD bus
on the PD bus %
low =:> packet memory data
Note that this requires the PM_REQADR bit be set in both the SARAs %
dtack_n, % active low, open drain, back to the microprocessor %
write,
% microprocessor signals in a different form %
read,
ds_n,
cssararn,
cssarasn,
cs_cws_n,
cs_set_n,
cs_vci_n,

%
%
%
%

% active
% active
% active
% active
% active

low chip
low chip
low chip
low chip
low chip

select
select
select
select
select

for the
for the
for the
for the
for the

SARA-R
%
SARA-S
%
control wordstore %
setup register
%
VCI
%

oe_cws_n, % active low output enable for the control word store %
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oe_vci_n, % active low output enable for the VCI

%

cPu_reqn, % active low request for the bus to the El/Tl card %
bg_ack_n, % active low bus grant acknowledge to the microprocessor,
ie, low => the MPRI has become the bus master,
an open drain output with a pullup on the El/Tl card
%
mpri_rw,

% an indication to the El/tl that
the MPRI is reading fromthe data bus %

mpri_now, % a signal back to the El/Tl card %
face_d_i,

% high => the data bus is directed from the El/Tl to the MPRI
low => the data bus is directed from the MPRI to the El/Tl %

face_a_i,

% high => the address bus is directed from the El/Tl to the MPRI
low => the address bus is directed from the MPRI to the El/Tl %
en_dbufn, % active low enable for the data bus
buffers between the El/Tl and the MPRI %
clk_add,

% a blip used to latch the address from the data bus %

en_add_n, % active low enable for the latched
address from the El/Tl to the MPRI %
. waiting,
sparel,
spare2

% a test signal %
% spare pins %
: OUTPUT;

)
VARIABLE
br_s_cnt,
br_r_pkt,

br_r_cnt,
full_grt

br_s_pkt,

cpu_req,
r_ccycst,
s pevest,
r_prdy,
as,
cpu_grt,
finished,
cs_5,
oe_cws,
oe_vci,
cs_saras,

s_ccycst,
s_crdy,
r_pcycst,
bg ack,
Ids,
en_add,
ds,
cs_cws,
busy_cws,
busy_vci,
cs_sarar,

s_plwadi,
r_crdy,
s_prdy,
en_dbuf,
uds.
r_plwadi,
cs_4,
cs_vci,
rdy_cws,
rdy_vci,
cs_set

bg_ackn,

dtack_oc

bg_ackdl,
cpu_grt2,
qtr_clk[l..0],
blip_c.
r_creq,
cs_cwsl,
cs_vci2

bg_ackd2,
eiV-dbufl,
blip_a,
blip_d,
s_preq.
cs_cws2,

; MCELL;

: NODE;
: TRI;

cpu_grtl,
en_dbuf2,
blip_b.
s_creq.
r_preq,
cs_vcil,
: DFF;

BEGIN
% Make all inputs active high. %
s_ccycst = !s_ccyc_n;
r_ccycst = !r_ccyc_n;
s_pcycst = !s_pcyc_n;
r_pcycst = !r_pcyc_n;
as
= !as_n;
Ids
= !lds_n;
uds
= !uds_n;
cs_4
= !cs_4_n;
cs_5
= !cs_5_n;
write
= !rw;
busy_cws = !bus_cwsn;
busy_vci = !bus_vcin;
% buffer the r/w signal %
read = rw;
% Divide the clock frequency down into four blips and retime
the bus requests from the SARAs with different blips so that
they don't clash with each other.
%
qtr_clk[].d
= qtr_clk[] + 1;
qtr_clk[j.elk = sara_clk;
qtr_clk[] == 0
IF
THEN blip_a.d = VCC ;
blip_b.d = GND;
blip_c.d = GND;
blip_d.d = GND;
qtr_clk[] == 1
ELSIF
THEN blip_a.d = GND;
blip_b.d = VCC;
blip_c.d = GND;
blip_d.d = GND;
qtr_clk[] == 2
ELSIF
THEN blip_a.d = GND;
blip_b.d = GND;
blip_c.d = VCC;
blip_d.d = GND;
ELSE
blip_a.d = GND;
blip_b.d = GND;
blip_c.d = GND;
blip_d.d = VCC;
END IF;
blip_a.clk = !sara_clk
blip_b.clk = !sara_clk
blip_c.clk = !sara_clk
blip_d.clk = !sara_clk
s_creq.d = s_creqe;
r_creq.d = r_creqe;
s_preq.d = s_preqe;
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r_preq.d =
s_creq.clk
r_creq.clk
s_preq.clk
r_preq.clk

r_preqe;
= blip_a
= blip_b
= blip_c
= blip_d

% Squash the bus arbitration requests from the SARA-S and SARA-Rs'
Control and Packet Memory Interfaces down into one request.
Note that the control requests have the higher priority.
Since there isn't much else we can do to raise the priority
of the control requests, we won't worry about their CMULR pins. %
br_s_cnt
s_creq AND ( br_r_cnt OR br_s_pkt OR br_r_pkt );
brrent
( r_creq AND ( br_s_cnt OR s_creq )
AND ( br_s_pkt OR br_r_pkt ) ) OR ( br_r_cnt AND r_creq
br_s_pkt = ( s_preq AND ( br_s_cnt OR s_creq )
AND ( br_r_cnt OR r_creq )
AND ( br_r_pkt
)
) OR ( br_s_pkt AND s_preq
br_r_pkt
( r_preq AND ( br_s_cnt OR s_creq )
AND ( br_r_cnt OR r_creq )
AND ( br_s_pkt OR s_preq )
) OR ( br_r_pkt AND r_preq

);
);
);

cpu_req = br_s_cnt OR br_r_cnt OR br_s_pkt OR br_r_pkt;
% The GRANT signal from the cpu is active-low and we want
to delay it for a little while if it is for a Packet Memory
access so that we can latch the Packet Memory addresses
from the Packet Memory data bus.
%
cpu_grtl.d = !cpu_grtn;
cpu_grt2.d = cpu_grtl;
cpu_grtl.elk = sara_clk;
cpu_grt2.elk = sara_clk;
cpu_grt =
( br_s_pkt OR br_r_pkt ) AND !cpu_grtn AND cpu_grtl AND cpu_grt2
OR ( br_s_cnt OR br_r_cnt ) AND !cpu_grtn;
% Wait until we see that the bus has been properly released
before we tell the SARAs, then keep it until we have finished. %
full_grt = cpu_grt OR full_grt AND (
s_pcycst OR r_pcycst
OR s_ccycst OR r_ccycst );
% Send the
s_cgrt
r_cgrt
s_pgrt
r_pgrt

bus grant back
= full_grt AND
= full_grt AND
= full_grt AND
= full_grt AND

to the right device. %
br_s_cnt;
!br_s_cnt AND br_r_cnt;
!br_s_cnt AND !br_r_cnt AND br_s_pkt;
!br_s_cnt AND !br_r_cnt AND !br_s_pkt AND

br_r_pkt;

% The PLWADR signal puts the address out.
Use the internal nodes s_plwadi and r_plwadi to speed up later terms. %
s_plwadi = ( !cpu_grtn AND cpu_grtl AND !cpu_grt2 ) AND br_s_pkt;
r_plwadi = ( !cpu_grtn AND cpu_grtl AND !cpu_grt2 ) AND br_r_pkt;
s_plwadr = s_plwadi;
r_plwadr = r_plwadi;
% The clk_add signal clocks the address into flip-flops. %
clk_add = ( s_plwadi OR r_plwadi ) AND !sara_clk;
% Make /BGACK an active-low, open-collector
output and hold it low for at least a little while. %
bg_ack = full_grt;
bg_ackdl.d
= bg_ack;
bg_ackd2.d
= bg_ack;
bg_ackdl.clk = sara_clk;
bg_ackd2.clk = !sara_clk;
bg_ackn.oe = bg_ack OR bg_ackdl OR bg_ackd2;
bg_ackn.in = GND;
bg_ack_n = bg_ackn;
% Apply the latched address to the buffers to the El/Tl %
en_add = s_pgrt AND s_pcycst OR r_pgrt AND r_pcycst;
% Enable the data buffers.
Note that these need
to
be on while
en_dbuf = cpu_grtl OR cs_saras OR cs_sarar
OR cs_cws
OR cs_vci;

we latch in a packet address. %

% Count out the read or write cycles from here. %
en_dbufl.d = en_dbu f;
en_dbuf2.d = en_dbufl;
en_dbufl.clk = sara_clk;
en_dbuf2.clk = sara_clk;
% Point the data buffers the right way around. %
face_d_i = !(
r_pgrt AND r_pcycst AND !r_plwadi
OR s_cgrt AND s_ccycst AND s_cwrt
OR r_cgrt AND r_ccycst AND r_cwrt
OR rw
AND ( cs_saras OR cs_sarar OR cs_cws OR cs_vci ) );
% Point the address buffers the right way around. %
face_a_i = !(
s_pgrt AND s_pcycst OR s_cgrt AND s_ccycst
OR r_pgrt AND r_pcycst OR r_cgrt AND r_ccycst );
% Make the read/write_n signal. %
mpri_rw = face_d_i;
% Enable the RAM chips when everything is nice. %
mpri_now = en_dbufl AND !en_dbuf2;
finished = en_dbuf2 AND en_dbuf;
% Make the
s_crdy
r_crdy
s_prdy
r_prdy

READY signals for whoever wants them. %
= s_ccycst AND finished;
= r_ccycst AND finished;
= s_pcycst AND finished;
= r_pcycst AND finished;

% Combine the upper and lower DATA STROBEs. %
ds = Ids OR uds;
% Make chip selects for the DP-RAMs.
We should be able to get a couple of extra chip
selects out of here for Ross' PTT to cell dongle thingy %

IF
( ( addr[]
THEN
cs.saras = v c c
cs_sarar = GND
= GND
cs_cws
= GND
cs_set
ELSIF ( ( addr[] ==
THEN
cs_saras = GND
cs_sarar = VCC
= GND
cs_cws
= GND
cs_set
ELSIF ( ( addr[] ==
THEN
cs_saras = GND
cs_sarar = GND
= VCC
cs_cws
= GND
cs_set
ELSIF ( ( addr[] ==
THEN
cs_saras = GND
cs„sarar = GND
= GND
cs_cws
= VCC
cs_set
ELSE
cs_saras = GND
cs_sarar
GND
= GND
cs_cws
cs__set
= GND

0 ) AND cs_4 )

1 ) AND cs_4 )

2 ) AND cs_4 )

3 ) AND cs_4 )

END IF;

cs_vci = cs_5;
% Make the output enables for the DP-RAMs %
oe_cws = cs_cws AND read;
oe_vci = cs_vci AND read;
% Generate /DTACKs for the DP-RAMs after checking that they were not busy. %
cs_cwsl.d = cs_cws;
cs_cws2.d = cs_cwsl;
cs_vcil.d = cs_vci;
cs_vci2.d = cs_vcil;
cs_cwsl.clk = sara_clk;
cs_cws2.clk = !sara_clk;
cs_vcil.clk = sara_clk;
cs_vci2.clk = !sara_clk;
rdy_cws = cs_cwsl AND cs_cws2 AND !busy_cws;
rdy_vci = cs_vcil AND cs_vci2 AND !busy_vci;
dtack_oc.in = GND;
dtack_oc.oe = rdy_cws OR rdy_vci OR cs_set;
dtack_n = dtack_oc;
% Make some outputs active low. %
cpu_reqn = !cpu_req;
s_crdyn = !s_crdy;
r_crdyn = !r_crdy;
s_prdyn = !s_prdy;
r_prdyn
!r_prdy;
en_add_n = !en_add;
=
en_dbufn
!en_dbuf;
= !ds;
ds_n
cs_cws_n = !cs_cws;
oe_cws_n = !oe_cws;
cs_vci_n = !cs_vci;
oe_vci_n = !oe_vci;
cssarasn = !cs_saras
cssararn = !cs_sarar
cs_set_n = !cs_set;
% Make test points from the unused pins. %
waiting = s_cmulr OR r_cmulr;
sparel = cs_sup_n OR p_reset;
spare2 = blip_a
OR as;
END;

C.1.17 sara_r.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

SARA_R.PDS
001
001

BERNARD GIANNETTI
AWADI, LAN PRODUCTS
25/8/1994

CHIP SARARPAL1 PAL22V10
; This PAL drives a state machine which reads bytes from the Cell Store
; Receive and writes them to the SARA-R
; PAL MODS

NAME
LOCAL BCLK_N
ATM
START BYTE
END BYTE
FFRD 0
STARTUP N
FINISHED
CELL SEM
FOUND VP I VC I
ncl

No.
TH

No. I
SMD 1

01
02
03
04
05
06
07
08
09
010

02
03
04
05
06
07
09
010
011
012

DESCRIPTION
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN

|

Byte clock inverted
Current byte is ATM
Current byte is start of ATM cell
Current byte is end of ATM cell
SARA-R ready for ATM cell
STARTUP signal for A-MAC reset
ATM cell has been transferred
SEMAPHORE bit in START byte (RX)
VPI/VCI found in the LUT
not connected

nc2
GND
LUT_BUSY
BIT3
BIT2
BIT1
BITO
CLAV
CSRX_RW
CSRX_CS
CSRX_OE
COUNT
LUT_SEL
VCC
global

;
;
;
;
;
;
;
;
;
?
;
;
;
;
'*

011
012
013
014
015
016
017
018
019
020
021
022
023
024
025

013
014
016
017
018
019
020
021
023
024
025
026
027
028

IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT

not connected
GND
BUSY signal on the VCI/VPI LUT
Most Sig Bit of state machine
BIT2 of state machine
BIT1 of state machine
Least Sig Bit of state machine
Inform SARA-R a cell is ready
R/W for Cell Store RX
Chip select for CSRX
Output enable for CSRX
Start counters
CS and OE for LUT Dual Port RAM
VCC
software fix

define the states and transitions of the state machine
STATE
MEALY_MACHINE
DEFAULT-BRANCH IDLE
START_UP := POWER_UP -> IDLE
CLKF = LOCAL_BCLK_N
IDLE
+ csrx_busy_n

csrx_busy
-> READ_SEM

-> IDLE

READ_SEM
+ semaphore_n

semaphore
-> IDLE

-> READ_1

READ_1

:= VCC

-> READ_2

READ_2

:= VCC

-> READ_3

READ_3

:= VCC

“> READ_4

READ_4

:= VCC

-> LUT_WAIT

LUT_WAIT
+ busy_lut_n

busy_lut
-> LUT_LKUP

-> LUT_WAIT

LUT_LKUP
+ lut_hit_n

lut_hit
-> CLEAR_SEM

“> INC_CNTR

INC_CNTR

:= VCC

-> START_TRANSFER

START_TRANSFER

:= VCC

-> CELL_AVAIL

CELL_AVAIL
+ sara_r_rdy

sara_r_rdy_n -> CELL_AVAIL
-> TRANSFER

TRANSFER
bcntr_zero
+ bcntr_zero_n -> TRANSFER

-> WAIT

WAIT
+ csrx_busy_n

csrx_busy
-> CLEAR_SEM

-> WAIT

CLEAR_SEM

:= VCC

-> IDLE

INVALID_1

:= VCC

-> IDLE

INVALID_2

:= VCC

-> IDLE

INVALID_3

:= VCC

“> IDLE

INVALID_4

:= VCC

-> IDLE

; assign each state with ia binary
IDLE
= /BIT3 * /BIT2 *
= /BIT3 * /BIT2 *
READ_SEM
= /BIT3 * /BIT2 ★
READ_1
= /BIT3 * /BIT2 *
READ_2
= /BIT3 ★ BIT2 ★
READ_3
READ_4
/BIT3 ★ BIT2 *
= /BIT3 * BIT2 *
LUT_WAIT
= /BIT3 * BIT2 ★
LUT_LKUP
= BIT3 * /BIT2 *
INC_CNTR
START_TRANSFER = BIT3 ★ /BIT2 *
= BIT3 * /BIT2 *
CELL_AVAIL
= BIT3 * /BIT2 *
TRANSFER
WAIT
BIT3 * BIT2 *
= BIT3 * BIT2 *
CLEAR_SEM
INVALID_1
' = BIT3 * BIT2 *
INVALID_2
= BIT3 * BIT2 *

number
/BIT1 *
/BIT1 *
BIT1 *
BIT1 *
/BIT1 ★
/BIT1 *
BIT1 h
BIT1 *
/BIT1 *
/BIT1 *
BIT1 *
BIT1 *
/BIT1 *
/BIT1 *
BIT1
BIT1 *

/BITO
BITO
/BITO
BITO
/BITO
BITO
/BITO
BITO
/BITO
BITO
/BITO
BITO
/BITO
BITO
/BITO
BITO

;0000
;0001
;0010
;0011
;0100
;0101
;0110
;0111
;1000
;1001
;1010
;1011
;1100
;1101
;1110
;1111

; relate the input pins to the state transitions
CONDITIONS
csrx_busy
csrx_busy_n
semaphore
semaphore_n
vpi
vpi_n
busy_lut
busy_lut_n
lut_hit
lut_hit_n
sara_r_rdy
sara_r_rdy_n
bcntr_zero
bcntr_zero_n

ATM * START_BYTE + ATM * END_BYTE
/(ATM * START_BYTE + ATM * END_BYTE)
CELL_SEM
/CELL_SEM
VPI
/VPI
LUT_BUSY
/LUT_BUSY
FOUND_VPI_VCI * /LUT_BUSY
/FOUND_VPI_VCI * /LUT_BUSY
FFRD_0
/FFRD_0
FINISHED
/FINISHED

; drive the outputs based on the appropriate state
EQUATIONS
;tell the SARA-R an ATM cell is available
CLAV
:=
(BIT3 * /BIT2 * BIT1 * /BITO);CELL_AVAIL
;READ/WRITE for the Cell Store Receive DPRAM

CSRX_RW
(/BIT3
(/BIT3
(/BIT3
(/BIT3
(BIT3 *
(BIT3 *

:=
(/BIT3 * /BIT2 * /BITl * BITO);READ_SEM
* /BIT2 * BITl * /BITO);READ_1
* /BIT2 * BITl * BITO);READ_2
* BIT2 * /BITl * /BITO);READ_3
* BIT2 * /BITl * BITO);READ_4
/BIT2 * /BITl * BITO);START_TRANSFER
/BIT2 * BITl * BITO)¡TRANSFER

,-Chip Select for the Cell Store Receive DPRAM
/CSRX__CS
:=
(/BIT3 * /BIT2 * /BITl * BITO)¡READ SEM
+
(/BIT3 * /BIT2 * BITl * /BITO)¡READ_1
+
(/BIT3 * /BIT2 * BITl * BITO); READ_2
+
(/BIT3 * BIT2 * /BITl * /BITO)¡READ_3
+
(/BIT3 * BIT2 * /BITl * BITO ) READ_4
+
(BIT3 * /BIT2 * /BITl * BITO ) START_TRANSFER
+
(BIT3 * /BIT2 * BITl * BITO),-TRANSFER
+
(BIT3 * BIT2 * /BITl * BITO ),-CLEAR_SEM
¡Output Enable for the Cell Store Receive DPRAM
/CSRX_OE
:=
</BIT3 * /BIT2 * /BITl * BITO),•READ_SEM
+
(/BIT3 * /BIT2 * BITl * /BITO)¡READ_1
+
(/BIT3 * /BIT2 * BITl * BIT0^READ_2
+
(/BIT3 * BIT2 * /BITl * /BITO),-READ_3
+
(/BIT3 * BIT2 * /BITl * BIT0),-READ_4
+
(BIT3 * /BIT2 * /BITl * BITO),-START_TRANSFER
+
(BIT3 * /BIT2 * BITl * BITO)¡TRANSFER
; tell the address and byte counters to start counting
COUNT
:=
(BIT3 * /BIT2 * BITl * BITO);TRANSFER
+
(BIT3 * /BIT2 * /BITl * BITO),•START_TRANSFER

¡Chip Select and Output Enable for the VPI/VCL LUT DPRAM
/LUT_SEL
:=
(/BIT3 * BIT2 * BITl * BITO),-LUT_LKUP

C.1.18 sara rl.tdf
<£★*******★****************★*****★***★★**************************
This PAL provides:
- an address counter for the Cell Store Receive Dual Port RAM
- a counter to keep track of the number of bytes transferred
from the CSRX to the SARA-R
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 5/10/1994
%

TITLE
“SARA-R interface to Cell Store Receive',DESIGN is "sara_rl"
BEGIN
DEVICE is “cy7c343-25"
BEGIN
% inputs
%
local_bclk_n
® 34,
%
startup_n
%
0 9,
count
0 33,
%
state_a
0 11,
%
state_b
0 12,
%
state_c
0 13,
%
state d
0 31,
%
ffrdO
0 35
%
: INPUT,% outputs
finished
csrxO
csrxl
csrx2
csrx3
csrx4
csrx5
csrx6
csrx7
csrx8
csrx9
csrxlO
csrxll
csrxl2
: OUTPUT,END,END,SUBDESIGN

©
0
0
0
0
0
0
0
0
0
0
0
0
0

18,
19,
20,
22,
23,
24,
26,
27,
28,
29,
30,
37,
38,
39

byte clock
reset signal from A-MAC
starts counters
least significant bit
state variable
state variable
most significant bit
FFRD(O) ack from SARA-R

%
%
%
%
%
%
%
%

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

byte counter has stopped
address bit 0 of CSRX
address bit 1 of CSRX
address bit 2 of CSRX
address bit 3 of CSRX
address bit 4 of CSRX
address bit 5 of CSRX
address bit 6 of CSRX
address bit 7 of CSRX
address bit 8 of CSRX
address bit 9 of CSRX
address bit 10 of CSRX
address bit 11 of CSRX
address bit 12 of CSRX

%
%
%
%
%
%
%
%
%
%
%
%
%
%

sara_r

K

% inputs
local_bclk_n
startup_n
count
state_a
state_b
state_c
state d
ffrdO
: INPUT,-

,
,
,
,
,
,

%
%
%
%
%
%
%
%
%

byte clock
reset signal from A-MAC
starts counters
most significant bit
state variable
state variable
least significant bit
FFRD(O) ack from SARA-R

%
%
%
%
%
%
%
%

% outputs
finished
csrxO
csrxl
csrx2
csrx3
csrx4
csrx5
csrx6

,
,
f
f
,
,

%
%
%
%
%
%
%
%
%

byte counter has
address bit 0 of
address bit 1 of
address bit 2 of
address bit 3 of
address bit 4 of
address bit 5 of
address bit 6 of

%
%
%
%
%
%
%
%

stopped
CSRX
CSRX
CSRX
CSRX
CSRX
CSRX
CSRX
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csrx7
csrx8
csrx9
csrxlO
csrxll
csrxl2
: OUTPUT;

,
,
,
,
,

% address bit 7 of CSRX
% address bit 8 of CSRX
% address bit 9 of CSRX
% address bit 10 of CSRX
% address bit 11 of CSRX
% address bit 12 of CSRX

%
%
%
%
%
%

)

VARIABLE
% 13 bit counter for the Cell Store RX address
address_cntr[12..0]
,

%

% 6 bit counter for cotinting bytes in ATM cells %
byte_cntr[5..0]
: DFF;
BEGIN
% assign counter clocks %
address_cntr[12..0].elk = local_bclk_n;
byte_cntr[5..0].elk = local_bclk_n;
% define the address counter which holds the
currrent address to read from the Cell Store RX %
IF
(startup_n)
THEN
address_cntr[12..0] = H'0';
% reset the counter to 0 %
ELSIF
((address_cntr[12..0] == H'1FD9') * % last byte of last cell %
(state_a * state_b * /state_c * state_d))
% rollover the counter after resetting the semaphore %
THEN
address_cntr[12..0] = H'0';
% reset the counter to 0 due to wrap-around %
ELSIF
(¡count)
THEN
address_cntr[12..0] = address_cntr[12. .0 ];
% inhibit counter - don't count %
ELSIF
(count)
THEN
address_cntr[12..0] = address_cntr[12..0] + 1;
% increment the counter %
ELSIF
(state_a * /state_b * /state_c * /state_d)
THEN
address_cntr[12..0] = address_cntr[12..0] + 1;
% 2nd byte of ATM cell (transferring byte
immediately following the semaphore byte
from the CSRX to the SARA-R) %
END IF;
% write the appropriate address to the CSRX
- this caters for when reading the VPI/VCI %
IF
(/state_a * /state_b * /state_c * state_d)
THEN
csrx[12..0] = address_cntr[12..0] + 1 ;
% 2nd byte of ATM cell to get the VPI/VCI
(1st byte contains the semaphore bit) %
ELSIF
(/state_a * /statejb * state_c * /state_d)
THEN
csrx[12..0] = address_cntr[12..0] + 2;
% 3rd byte of ATM cell to get the VPI/VCI %
ELSIF
(/state_a * /state_b * state_c * state_d)
THEN
csrx[12..0] = address_cntr[12..0] + 3;
% 4th byte of ATM cell to get the VPI/VCI %
ELSIF
(/state_a * state_b * /state_c * /state_d)
THEN
csrx[12..0] = address_cntr[12. .0] + 4;
% 5th byte of ATM cell to get the VPI/VCI %
ELSE
csrx[12..0] = address_cntr[12..0];
% otherwise the address is whatever the counter is %
END IF;
% assign the VPI or VCI as the address, based on the
value of vpi.
VPI - bits 7..0 and VCI - bits 23..8
%
IF
(vpi * /state_a * /state_b * state_c * /state_d)
THEN
lut[7..4] = data[3..0];
lut[15..8] = 0;
% capture the 4 highest bits of the VPI (8 bits) %
ELSIF
(vpi * /state_a * /state_b * state_c * state_d)
THEN
lut[3..0] = data[7..4];
% capture the 4 lowest bits of the VPI %
ELSIF
(/vpi * /state_a * /state_b * state_c * state_d)
THEN
lut[15..12] = data[3..0];
% capture the highest 4 bits of the VCI %
ELSIF
(/vpi * /state_a * state_b * /state_c * /state_d)
THEN
lut[11..4] = data[7..0];
% capture the middle 8 bits of the VCI (16 bits) %
ELSIF
(/vpi * /state_a * state_b * /state_c * /state_d)
THEN
lut[3..0] = data[7..4];
% capture the least 4 bits of the VCI (16 bits) %
END IF;
% define the byte counter which counts off 53 bytes
for each ATM cell written to the Cell Store TX %
IF
(startup_n)
THEN
byte_cntr[5..0] = H'0';
finished = gnd;
% reset the counter to 0 %
ELSIF
(byte_cntr[5..0] == H'35') % last byte of cell
THEN

%
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finished = vcc;
byte_cntr[5 . .0 ] = H'O";

% inform state machine entire cell is written %
ELSIF
(¡count)
THEN
byte_cntr[5..0] = byte_cntr[5..0);
finished = gnd;
% inhibit counter %
ELSEIF (count)
THEN
byte_cntr[5..0] = byte_cntr[5..0) + 1;
finished = gnd;
% increment the counter %
END IF;
END;

C.1.19 sara_r2.tdf
This PAL provides:
- a latch to hold the VCI/VPI from an ATM cell which is used as
an address to the VCI/VPI Look Up Table.
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 5/10/1994
%

TITLE
"SARA-R interface to Cell Store Receive";
DESIGN is *sara_r2"
BEGIN
DEVICE is *cy7c343-25"
BEGIN
locai_bclk_n
e 34,
%
startup_n
e 31,
%
vpi
e 33,
%
0
state_a
9,
%
0 11,
%
state_b
state_c
e 12,
%
state d
e 13,
%
ffrdO
e 35,
%
dataO
e 18,
%
datai
@ 19,
%
data2
e 20,
%
data3
e 22,
%
data4
%
e 23,
data5
e 24,
%
data6
e 26,
%
data7
e 27
%
: INPUT;
luto
luti
lut2
lut3
lut4
lut5
lut6
lut7
lut8
lut9
: OUTPUT;
END;
END;

e
e
e
e

SUBDESIGN
(
local_bclk_n
startup_n
vpi
state_a
state_b
state_c
state_d
ffrdO
dataO
datai
data2
data3
data4
data5
data6
data7
: INPUT;

sara_r

luto
luti
lut2
lut3
lut4
lut5
lut6
lut7
lut8
lut9
: OUTPUT;

0
e

o
0
0
0

1,
2,
4,
5,
6,
7,
8,
15,
16,
17

%
%
%
%

byte clock
%
reset signal from A-MAC
%
using VPI or VCI for LUT
%
%
least significant bit
%
state variable
state variable
%
%
most significant bit
%
FFRD(O) from the SARA-R
data bit 0 from Cell Store RX %
%
data bit 1
%
data bit 2
%
data bit 3
%
data bit 4
%
data bit 5
%
data bit 6
%
data bit 7

%
byte clock
%
reset signal from A-MAC
%
using VPI or VCI for LUT
%
least significant bit
%
state variable
%
state variable
%
most significant bit
%
FFRD(O) from the SARA-R
data bit 0 from Cell Store RX %
%
data bit 1
%
data bit 2
%
data bit 3
%
data bit 4
%
data bit 5
%
data bit 6
%
data bit 7

%
%
%
%
%
%
%
%
%
%

address
address
address
address
address
address
address
address
address
address

0
1
2
3
4
5
6
7
8
9

of
of
of
of
of
of
of
of
of
of

%
%
%
%

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

bit
bit
bit
bit
bit
bit
bit
bit
bit
bit

0
1
2
3
4
5
6
7
8
9

LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT

%
%
%

%
%
%

bit
bit
bit
bit
bit
bit
bit
bit
bit
bit

VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI

address
address
address
address
address
address
address
address
address
address

of
of
of
of
of
of
of
of
of
of

VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI
VPI/VCI

LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT
LUT

%

%
%
%

%
%

%
%
%
%
%
%
%
%
%
%

)

% now use either the VPI (8 bits) or the VCI (16 bits) as the
address to the VPI/VCI LUT DPRAM.
Since only 10 bits are used for the address to the LUT,
if VPI is used, the remaining 2 bits are set to zero and
if VCI is used, the Most Significant 8 bits are dropped %
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IF
(vpi * /state_a * /state_b * /state_c * state_d)
THEN
lut[7..4] = data[3..0];
lut[9..8] = 0;
% capture the 4 highest bits of the VPI (8 bits) %
ELSIF
(vpi * /state_a * /state_b * state_c * /state_d)
THEN
lut[3..0] = data[7..4];
% capture the 4 lowest bits of the VPI %
% ONLY NEEDED WHEN THE ADDRESS BUS OF THE LUT IS 16 BITS
ELSIF
(/vpi * /state_a * /state_b * state_c * /state_d)
THEN
lut[15..12] = data[3.. 0] ;
% capture the highest 4 bits of the VCI %
ELSIF
(/vpi * /state_a * /state_b * state_c * state_d)
THEN
% USE WHEN LUT ADDRESS BUS IS < 16 BITS %
lut[9..4] = data[6..0];
% USE WHEN LUT ADDRESS BUS IS 16 BITS %
% lut[11..4] = data[7..0];%
% capture the middle 8 bits of the VCI (16 bits) %
ELSIF
(/vpi * /state_a * state_b * /state_c * /state_d)
THEN
lut[3..0] = data[7..4];
% capture the least 4 bits of the VCI (16 bits) %
END IF;
END;

C.1.20 sara_s.pds
TITLE FILE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

SARA_S.PDS
001
001
BERNARD GIANNETTI
AWADI, LAN PRODUCTS
16/8/1994

CHIP SARASPAL1 PAL22V10
; This PAL drives a state machine which reads bytes from the SARA-S
; and writes them to the Cell Store Transmit
; PAL MODS
;

NAME

LOCAL_BCLK N
ATM
START BYTE
END BYTE
CELAVL
CELL SEM
STARTUP_N; @7
FINISHED
ncl
nc2
nc3
GND
nc4
BIT0
BIT1
BIT2
COUNT
RDEN
BUF OE
CS
OE
R W
nc5
VCC
global

No.
TH

No. I
SMD 1

@1
@2
03
04
05
06
09
08
09
010
011
012
013
014
015
016
017
018
019
021
022
020
023
024
025

02
03
04
05
06
07
IN
010
011
012
013
014
016
017
018
019
020
021
023
024
025
026
027
028

DESCRIPTION

Byte clock inverted
IN
Current byte is ATM
IN
Current byte is start of ATM cell
IN
Current byte is end of ATM cell
IN
ATM cell available from SARA-S
IN
SEMAPHORE bit in START byte
IN
STARTUP signal for A-MAC reset
All of the cell has been written
IN
not connected
IN
not connected
IN
not connected
IN
GND
not connected
IN
Least Sig Bit of state machine
OUT
BIT1 of state machine
OUT
Most Sig Bit of state machine
OUT
Start counters
OUT
Acknowledgement back to SARA-S
OUT
Output enable for data bus buffer
OUT
Chip select for Cell Store TX
OUT
Output enable for CSTX
OUT
R/W for CSTX
OUT
not connected
OUT
VCC
software fix

; define the states and transitions of the state machine
STATE
MEALY_MACHINE
DEFAULT_BRANCH IDLE
START_UP := POWER_UP -> IDLE

CLKF = LOCAL_BCLK_N
IDLE
WAITl

•= cell_avail_n
+ cell_avail

;= cstx_busy

WAIT2

cstx_busy_n

-> WAITl
-> SEMJRD

+

semaphore
semaphore_n

-> WAITl
-> WAIT2

:=: cstx_busy
+

SEM_WR

cstx_busy_n

:= VCC

RDEN_EN := VCC
WRITE

-> IDLE
-> WAITl

+
SEM_RD

;=
+

bcntr_zero
bcntr_zero_n

RDEN_DIS:= VCC

|

-> WAIT2
-> SEM_WR
-> RDEN_EN
-> WRITE
-> RDEN_DIS
-> WRITE
-> IDLE

; assign each state with a binary number - one bit change per transition
IDLE
= /BIT2 * /BIT1 * /BIT0
WAIT1 = /BIT2 * /BIT1 * BIT0
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SEM_RD = /BIT2 * BIT1 * BITO
WAIT2
= /BIT2 * BIT1 * /BITO
SEM_WR = BIT2 * BIT1 * /BITO
RDEN_EN = BIT2 ★ BIT1 * BITO
WRITE
= BIT2 * /BIT1 * BITO
RDEN_DIS= BIT2 * /BIT1 * /BITO
; relate the input pins to the state transitions
CONDITIONS

=

cell_avail
cell_avail_n
cstx_busy
cstx_busy_n
semaphore
semaphore_n
bcntr_zero
bcntr_zero_n

/CELAVL
CELAVL
ATM * START_BYTE + ATM * END_BYTE
/ (ATM * START_BYTE + ATM * END_BYTE]
CELL_SEM
/CELL_SEM
FINISHED
/FINISHED

=
=
=
=
=
=

; drive the outputs based on the appropriate state
EQUATIONS
R_W:= (/BIT2 * BIT1 * BITO );SEM_RD
/CS:= (/BIT2
+ (
+ (
+ (

* BIT1 * BITO );SEM_RD
BIT2 * BIT1 * /BITO);SEM_WR
BIT2 * BIT1 * BITO);RDEN_EN
BIT2 * /BIT1 * BITO);WRITE_BYTE

/OE::= (/BIT2 *

BIT1 *

COUNT
:= ( BIT2 *
+ ( BIT2 * BIT1 *
+ ( BIT2 * /BIT1 *

BITO);SEM_RD

BIT1 * /BITO);SEM_WR
BITO);RDEN_EN
BITO);WRITE_BYTE

RDEN
:= ( BIT2 * BIT1 * /BITO);SEM_WR
+ ( BIT2 * BIT1 * BITO);RDEN_EN
+ ( BIT2 * /BIT1 * BITO);WRITE_BYTE
BUF_ OE

:= ( BIT2 * BIT1 *
+ ( BIT2 * /BIT1 *

BITO);RDEN_EN
BITO) ;WRITE_BYTE

C.1.21 sara_s.tdf
This PAL provides:
- a counter to count the bytes of each ATM cell transferred from
the SARA-S to the Cell Store Transmit DPRAM
- a counter which holds the current address to write to the CSTX
Author: Bernard Giannetti.
Project: A-MAC (for the MPRI card)
Date: 12/8/1994
*************** ******** * * 4 * * * * * * * * * * * * * * * * * * * * * * * * *
TITLE
*SARA-S interface to Cell Store Transmit';
DESIGN is *sara _ s *

********

*****%

BEGIN
DEVICE is "cy7c343-25 '
BEGIN
local_bclk_n
startup_n
count
: INPUT;

e
0
0

finished
addressO
addressl
address2
address3
address4
address5
address6
address7
address8
address9
addresslO
addressll
addressl2
: OUTPUT;
END;
END;

0
8
8
0
0
0
0
0
0
0
0
0
0
0

SUBDESIGN
(
local_bclk_n
startup_n
count
: INPUT;

sara_s

finished
addressO
addressl
address2
address3
address4
address5
address6
address7
address8
address9
addresslO
addressll
address12
: OUTPUT;

9 ,
6,
7
2,
3,
4,
5,
10,
11,
12,
13,
16,
17,
18,
19,
24,
25

% byte clock
% reset signal from A-MAC
% starts counters
%
%
%
%
%
%
%
%
%
%
%
%
%
%

,
,

,
,

byte counter has stopped
address bit 0 of CSTX
address bit 1 of CSTX
address bit 2 of CSTX
address bit 3 of CSTX
address bit 4 of CSTX
address bit 5 of CSTX
address bit 6 of CSTX
address bit 7 of CSTX
address bit 8 of CSTX
address bit 9 of CSTX
address bit 10 of CSTX
address bit 11 of CSTX
address bit 12 of CSTX

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%

% byte clock
% reset signal from A-MAC
% starts counters
%
%
%
%
%
%
%
%
%
%
%
%
%
%

byte counter has stopped
address bit 0 of CSTX
address bit 1 of CSTX
address bit 2 of CSTX
address bit 3 of CSTX
address bit 4 of CSTX
address bit 5 of CSTX
address bit 6 of CSTX
address bit 7 of CSTX
address bit 8 of CSTX
address bit 9 of CSTX
address bit 10 of CSTX
address bit 11 of CSTX
address bit 12 of CSTX

%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
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)
VARIABLE
% 13 bit counter for the Cell Store TX address bus %
address_cntr[12..0]
,
% 6 bit counter for counting bytes in ATM cells %
byte_cntr[5..0]
: DFF;
BEGIN
% assign counter clocks %
address_cntr[12..0].elk = local_bclk_n;
byte_cntr[5..0].elk = local_bclk_n;
% define the address counter which holds the
currrent address to write to the Cell Store TX %
IF
(startup_n)
THEN
address_cntr[12..0] = H'0";
% reset the counter to 0 %
ELSIF
(address_cntr[12..0] == H"1FDA") % last byte of last cell %
THEN
address_cntr[12..0] = H"0";
% reset the counter to 0 due to wrap-around %
ELSIF
(!count)
THEN
address_cntr[12..0] = address_cntr[12..0 J;
% inhibit counter - don't count %
ELSIF
(count)
THEN
address_cntr[12..0] = address_cntr[12..0] + 1;
% increment the counter %
END IF;
% define the byte counter which counts off 53 bytes
for each ATM cell written to the Cell Store TX %
IF
(startup_n)
THEN
byte_.cntr [5 ..0] =H"0";
% reset the counter to 0 %
ELSIF
(byte_cntr [5. .0] == H',34") % last byte of cell
THEN
finished = vcc;
byte_cntr[5..0] = H'd";
% inform state machine entire cell is written %
ELSIF
(¡count)
THEN
byte_cntr[5..0] = byte_cntr[5..0];
% inhibit counter %
ELSIF
(count)
THEN
byte_cntr[5..0] = byte_cntr[5..0) + 1;
% increment the counter %
END IF;
% write out the address for the Cell Store TX
address[12..0] = address_cntr[12. .0] ;
END;

%

%
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